1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
|
/* $OpenBSD: cmmu.h,v 1.28 2013/02/17 18:07:36 miod Exp $ */
/*
* Mach Operating System
* Copyright (c) 1993-1992 Carnegie Mellon University
* All Rights Reserved.
*
* Permission to use, copy, modify and distribute this software and its
* documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND FOR
* ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
*
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie Mellon
* the rights to redistribute these changes.
*/
#ifndef _M88K_CMMU_H_
#define _M88K_CMMU_H_
/*
* Prototypes and stuff for cmmu.c.
*/
#if defined(_KERNEL) && !defined(_LOCORE)
/* machine dependent cmmu function pointer structure */
struct cmmu_p {
cpuid_t (*init)(void);
void (*setup_board_config)(void);
void (*cpu_configuration_print)(int);
void (*shutdown)(void);
cpuid_t (*cpu_number)(void);
void (*set_sapr)(apr_t);
void (*set_uapr)(apr_t);
void (*tlb_inv_s)(cpuid_t, vaddr_t, pt_entry_t);
void (*tlb_inv_u)(cpuid_t, vaddr_t, pt_entry_t);
void (*tlb_inv_all)(cpuid_t);
void (*cache_wbinv)(cpuid_t, paddr_t, psize_t);
void (*dcache_wb)(cpuid_t, paddr_t, psize_t);
void (*icache_inv)(cpuid_t, paddr_t, psize_t);
void (*dma_cachectl)(paddr_t, psize_t, int);
#ifdef MULTIPROCESSOR
void (*dma_cachectl_local)(paddr_t, psize_t, int);
void (*initialize_cpu)(cpuid_t);
#endif
};
extern const struct cmmu_p *cmmu;
#ifdef MULTIPROCESSOR
/*
* On 8820x-based systems, this lock protects the CMMU SAR and SCR registers;
* other registers may be accessed without locking it.
* On 88410-based systems, this lock protects accesses to the BusSwitch GCSR
* register, which masks or unmasks the 88410 control addresses.
*/
extern __cpu_simple_lock_t cmmu_cpu_lock;
#define CMMU_LOCK __cpu_simple_lock(&cmmu_cpu_lock)
#define CMMU_UNLOCK __cpu_simple_unlock(&cmmu_cpu_lock)
#else
#define CMMU_LOCK do { /* nothing */ } while (0)
#define CMMU_UNLOCK do { /* nothing */ } while (0)
#endif /* MULTIPROCESSOR */
#define cmmu_init (cmmu->init)
#define setup_board_config (cmmu->setup_board_config)
#define cpu_configuration_print(cpu) (cmmu->cpu_configuration_print)(cpu)
#define cmmu_shutdown (cmmu->shutdown)
#define cmmu_cpu_number (cmmu->cpu_number)
#define cmmu_set_sapr(apr) (cmmu->set_sapr)(apr)
#define cmmu_set_uapr(apr) (cmmu->set_uapr)(apr)
#define cmmu_tlbis(cpu, va, pte) (cmmu->tlb_inv_s)(cpu, va, pte)
#define cmmu_tlbiu(cpu, va, pte) (cmmu->tlb_inv_u)(cpu, va, pte)
#define cmmu_tlbia(cpu) (cmmu->tlb_inv_all)(cpu)
#define cmmu_cache_wbinv(cpu, pa, s) (cmmu->cache_wbinv)(cpu, pa, s)
#define cmmu_dcache_wb(cpu, pa, s) (cmmu->dcache_wb)(cpu, pa, s)
#define cmmu_icache_inv(cpu,pa,s) (cmmu->icache_inv)(cpu, pa, s)
#define dma_cachectl(pa, s, op) (cmmu->dma_cachectl)(pa, s, op)
#define dma_cachectl_local(pa, s, op) (cmmu->dma_cachectl_local)(pa, s, op)
#define cmmu_initialize_cpu(cpu) (cmmu->initialize_cpu)(cpu)
/*
* dma_cachectl{,_local}() modes
*/
#define DMA_CACHE_INV 0x00
#define DMA_CACHE_SYNC_INVAL 0x01
#define DMA_CACHE_SYNC 0x02
#endif /* _KERNEL && !_LOCORE */
#endif /* _M88K_CMMU_H_ */
|
