1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
/* $OpenBSD: atomic.h,v 1.6 2009/12/28 06:55:27 syuu Exp $ */
/* Public Domain */
#ifndef __MIPS64_ATOMIC_H__
#define __MIPS64_ATOMIC_H__
#if defined(_KERNEL)
/* wait until the bits to set are clear, and set them */
static __inline void
atomic_wait_and_setbits_int(__volatile unsigned int *uip, unsigned int v)
{
unsigned int tmp0, tmp1;
__asm__ __volatile__ (
"1: ll %0, 0(%2)\n"
" and %1, %0, %3\n"
" bnez %1, 1b\n"
" or %0, %3, %0\n"
" sc %0, 0(%2)\n"
" beqz %0, 1b\n"
" nop\n" :
"=&r"(tmp0), "=&r"(tmp1) :
"r"(uip), "r"(v) : "memory");
}
static __inline void
atomic_setbits_int(__volatile unsigned int *uip, unsigned int v)
{
unsigned int tmp;
__asm__ __volatile__ (
"1: ll %0, 0(%1)\n"
" or %0, %2, %0\n"
" sc %0, 0(%1)\n"
" beqz %0, 1b\n"
" nop\n" :
"=&r"(tmp) :
"r"(uip), "r"(v) : "memory");
}
static __inline void
atomic_clearbits_int(__volatile unsigned int *uip, unsigned int v)
{
unsigned int tmp;
__asm__ __volatile__ (
"1: ll %0, 0(%1)\n"
" and %0, %2, %0\n"
" sc %0, 0(%1)\n"
" beqz %0, 1b\n"
" nop\n" :
"=&r"(tmp) :
"r"(uip), "r"(~v) : "memory");
}
static __inline void
atomic_add_int(__volatile unsigned int *uip, unsigned int v)
{
unsigned int tmp;
__asm__ __volatile__ (
"1: ll %0, 0(%1)\n"
" addu %0, %2, %0\n"
" sc %0, 0(%1)\n"
" beqz %0, 1b\n"
" nop\n" :
"=&r"(tmp) :
"r"(uip), "r"(v) : "memory");
}
static __inline void
atomic_add_uint64(__volatile uint64_t *uip, uint64_t v)
{
uint64_t tmp;
__asm__ __volatile__ (
"1: lld %0, 0(%1)\n"
" daddu %0, %2, %0\n"
" scd %0, 0(%1)\n"
" beqz %0, 1b\n"
" nop\n" :
"=&r"(tmp) :
"r"(uip), "r"(v) : "memory");
}
#endif /* defined(_KERNEL) */
#endif /* __MIPS64_ATOMIC_H__ */
|
