1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
|
/* $OpenBSD: cpustate.h,v 1.8 2009/10/22 22:08:52 miod Exp $ */
/*
* Copyright (c) 2002-2003 Opsycon AB (www.opsycon.se / www.opsycon.com)
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
*/
#define KERN_REG_SIZE (NUMSAVEREGS * REGSZ)
#define KERN_EXC_FRAME_SIZE (CF_SZ + KERN_REG_SIZE + 16)
#define SAVE_REG(reg, offs, base, bo) \
REG_S reg, bo + (REGSZ * offs) (base)
#define RESTORE_REG(reg, offs, base, bo) \
REG_L reg, bo + (REGSZ * offs) (base)
/*
* This macro saves the 'scratch' cpu state on stack.
* Macros are generic so no 'special' instructions!
* a0 will have a pointer to the 'frame' on return.
* a1 will have saved STATUS_REG on return.
* a3 will have the exception pc on 'return'.
* No traps, no interrupts if frame = k1 or k0!
* Temp regs are saved with their register number so
* branch emulation etc works properly.
*/
#define SAVE_CPU(frame, bo) \
SAVE_REG(AT, AST, frame, bo) ;\
SAVE_REG(v0, V0, frame, bo) ;\
SAVE_REG(v1, V1, frame, bo) ;\
SAVE_REG(a0, A0, frame, bo) ;\
SAVE_REG(a1, A1, frame, bo) ;\
SAVE_REG(a2, A2, frame, bo) ;\
SAVE_REG(a3, A3, frame, bo) ;\
SAVE_REG($8, T0, frame, bo) ;\
SAVE_REG($9, T1, frame, bo) ;\
SAVE_REG($10, T2, frame, bo) ;\
SAVE_REG($11, T3, frame, bo) ;\
SAVE_REG($12, T4, frame, bo) ;\
SAVE_REG($13, T5, frame, bo) ;\
SAVE_REG($14, T6, frame, bo) ;\
SAVE_REG($15, T7, frame, bo) ;\
SAVE_REG(t8, T8, frame, bo) ;\
SAVE_REG(t9, T9, frame, bo) ;\
SAVE_REG(gp, GP, frame, bo) ;\
SAVE_REG(ra, RA, frame, bo) ;\
mflo v0 ;\
mfhi v1 ;\
mfc0 a0, COP_0_CAUSE_REG ;\
mfc0 a1, COP_0_STATUS_REG ;\
dmfc0 a2, COP_0_BAD_VADDR ;\
dmfc0 a3, COP_0_EXC_PC ;\
SAVE_REG(v0, MULLO, frame, bo) ;\
SAVE_REG(v1, MULHI, frame, bo) ;\
SAVE_REG(a0, CAUSE, frame, bo) ;\
SAVE_REG(a1, SR, frame, bo) ;\
SAVE_REG(a2, BADVADDR, frame, bo) ;\
SAVE_REG(a3, PC, frame, bo) ;\
SAVE_REG(sp, SP, frame, bo) ;\
PTR_ADDU a0, frame, bo ;\
GET_CPU_INFO(v0, v1) ;\
lw a2, CI_IPL(v0) ;\
SAVE_REG(a2, CPL, frame, bo)
/*
* Save 'callee save' registers in frame to aid DDB.
*/
#define SAVE_CPU_SREG(frame, bo) \
SAVE_REG(s0, S0, frame, bo) ;\
SAVE_REG(s1, S1, frame, bo) ;\
SAVE_REG(s2, S2, frame, bo) ;\
SAVE_REG(s3, S3, frame, bo) ;\
SAVE_REG(s4, S4, frame, bo) ;\
SAVE_REG(s5, S5, frame, bo) ;\
SAVE_REG(s6, S6, frame, bo) ;\
SAVE_REG(s7, S7, frame, bo) ;\
SAVE_REG(s8, S8, frame, bo)
/*
* Restore cpu state. When called a0 = EXC_PC.
*/
#define RESTORE_CPU(frame, bo) \
RESTORE_REG(t1, SR, frame, bo) ;\
RESTORE_REG(t2, MULLO, frame, bo) ;\
RESTORE_REG(t3, MULHI, frame, bo) ;\
mtc0 t1, COP_0_STATUS_REG ;\
mtlo t2 ;\
mthi t3 ;\
dmtc0 a0, COP_0_EXC_PC ;\
RESTORE_REG(AT, AST, frame, bo) ;\
RESTORE_REG(v0, V0, frame, bo) ;\
RESTORE_REG(v1, V1, frame, bo) ;\
RESTORE_REG(a0, A0, frame, bo) ;\
RESTORE_REG(a1, A1, frame, bo) ;\
RESTORE_REG(a2, A2, frame, bo) ;\
RESTORE_REG(a3, A3, frame, bo) ;\
RESTORE_REG($8, T0, frame, bo) ;\
RESTORE_REG($9, T1, frame, bo) ;\
RESTORE_REG($10, T2, frame, bo) ;\
RESTORE_REG($11, T3, frame, bo) ;\
RESTORE_REG($12, T4, frame, bo) ;\
RESTORE_REG($13, T5, frame, bo) ;\
RESTORE_REG($14, T6, frame, bo) ;\
RESTORE_REG($15, T7, frame, bo) ;\
RESTORE_REG(t8, T8, frame, bo) ;\
RESTORE_REG(t9, T9, frame, bo) ;\
RESTORE_REG(gp, GP, frame, bo) ;\
RESTORE_REG(ra, RA, frame, bo)
/*
* Restore 'callee save' registers
*/
#define RESTORE_CPU_SREG(frame, bo) \
RESTORE_REG(s0, S0, frame, bo) ;\
RESTORE_REG(s1, S1, frame, bo) ;\
RESTORE_REG(s2, S2, frame, bo) ;\
RESTORE_REG(s3, S3, frame, bo) ;\
RESTORE_REG(s4, S4, frame, bo) ;\
RESTORE_REG(s5, S5, frame, bo) ;\
RESTORE_REG(s6, S6, frame, bo) ;\
RESTORE_REG(s7, S7, frame, bo) ;\
RESTORE_REG(s8, S8, frame, bo)
|
