1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
|
/* $OpenBSD: trap.h,v 1.12 2010/01/18 16:57:44 miod Exp $ */
/*
* Copyright (c) 1988 University of Utah.
* Copyright (c) 1992, 1993
* The Regents of the University of California. All rights reserved.
*
* This code is derived from software contributed to Berkeley by
* the Systems Programming Group of the University of Utah Computer
* Science Department and Ralph Campbell.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* from: Utah Hdr: trap.h 1.1 90/07/09
* from: @(#)trap.h 8.1 (Berkeley) 6/10/93
*/
#ifndef _MIPS_TRAP_H_
#define _MIPS_TRAP_H_
/*
* Trap codes (ExcCode in the cause register); also known in trap.c for
* name strings.
*/
#define T_INT 0 /* Interrupt pending */
#define T_TLB_MOD 1 /* TLB modified fault */
#define T_TLB_LD_MISS 2 /* TLB miss on load or ifetch */
#define T_TLB_ST_MISS 3 /* TLB miss on a store */
#define T_ADDR_ERR_LD 4 /* Address error on a load or ifetch */
#define T_ADDR_ERR_ST 5 /* Address error on a store */
#define T_BUS_ERR_IFETCH 6 /* Bus error on an ifetch */
#define T_BUS_ERR_LD_ST 7 /* Bus error on a load or store */
#define T_SYSCALL 8 /* System call */
#define T_BREAK 9 /* Breakpoint */
#define T_RES_INST 10 /* Reserved instruction exception */
#define T_COP_UNUSABLE 11 /* Coprocessor unusable */
#define T_OVFLOW 12 /* Arithmetic overflow */
#define T_TRAP 13 /* Trap instruction */
#define T_VCEI 14 /* R4k Virtual coherency instruction */
#define T_FPE 15 /* Floating point exception */
#define T_IWATCH 16 /* R4k Inst. Watch address reference */
#define T_C2E 18 /* R5k Coprocessor 2 exception */
#define T_MDMX 22 /* R5k MDMX unusable */
#define T_DWATCH 23 /* Data Watch address reference */
#define T_MCHECK 24 /* Machine check */
#define T_CACHEERR 30 /* Cache error */
#define T_VCED 31 /* R4k Virtual coherency data */
#define T_USER 0x20 /* user-mode flag or'ed with type */
/*
* Defines for trap handler catching kernel accessing memory.
*/
#define KT_COPYERR 1 /* User space copy error */
#define KT_KCOPYERR 2 /* Kernel space copy error */
#define KT_DDBERR 3 /* DDB access error */
#define KT_GUARDERR 4 /* guarded access error */
#ifndef _LOCORE
#if defined(DDB) || defined(DEBUG)
struct trapdebug { /* trap history buffer for debugging */
uint32_t status;
uint32_t cause;
register_t vadr;
register_t pc;
register_t ra;
register_t sp;
u_int code;
u_int ipl;
};
#define trapdebug_enter(ci, frame, cd) \
do { \
uint32_t sr = disableintr(); \
u_long cpuid = ci->ci_cpuid; \
struct trapdebug *t; \
\
t = trapdebug + TRAPSIZE * cpuid + trppos[cpuid]; \
t->status = frame->sr; \
t->cause = frame->cause; \
t->vadr = frame->badvaddr; \
t->pc = frame->pc; \
t->sp = frame->sp; \
t->ra = frame->ra; \
t->ipl = frame->ipl; \
t->code = cd; \
if (++trppos[cpuid] == TRAPSIZE) \
trppos[cpuid] = 0; \
setsr(sr); \
} while (0)
#define TRAPSIZE 10 /* Trap log buffer length */
extern struct trapdebug trapdebug[MAXCPUS * TRAPSIZE];
extern uint trppos[MAXCPUS];
void trapDump(char *msg);
#else
#define trapdebug_enter(ci, frame, code)
#endif
#endif /* _LOCORE */
#endif /* !_MIPS_TRAP_H_ */
|
