1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
|
/* $OpenBSD: m88410.h,v 1.5 2003/08/17 01:47:10 miod Exp $ */
/*
* Copyright (c) 2001 Steve Murphree, Jr.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by Steve Murphree.
* 4. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef __MACHINE_M88410_H__
#define __MACHINE_M88410_H__
/*
* mc88410 External Cache Controller definitions
* This is only available on MVME197DP/SP models.
*/
#ifndef _LOCORE
#include <machine/asm_macro.h>
#include <machine/psl.h>
#ifdef _KERNEL
#include <mvme88k/dev/busswreg.h>
#endif
#define XCC_NOP "0x0"
#define XCC_FLUSH_PAGE "0x1"
#define XCC_FLUSH_ALL "0x2"
#define XCC_INVAL_ALL "0x3"
#define XCC_ADDR 0xFF800000
static __inline__ void mc88410_flush_page(vm_offset_t physaddr)
{
vm_offset_t xccaddr = XCC_ADDR | (physaddr >> PGSHIFT);
m88k_psr_type psr;
struct bussw_reg *bs = (struct bussw_reg *)BS_BASE;
u_short bs_gcsr = bs->bs_gcsr;
u_short bs_romcr = bs->bs_romcr;
psr = get_psr();
/* mask misaligned exceptions */
set_psr(psr | PSR_MXM);
/* clear WEN0 and WEN1 in ROMCR (disables writes to FLASH) */
bs->bs_romcr &= ~(BS_ROMCR_WEN0 | BS_ROMCR_WEN0) ;
/* set XCC bit in GCSR (0xFF8xxxxx now decodes to mc88410) */
bs->bs_gcsr |= BS_GCSR_XCC;
/* load the value of upper32 into r2 */
__asm__ __volatile__("or r2,r0," XCC_FLUSH_PAGE);
/* load the value of lower32 into r3 (always 0) */
__asm__ __volatile__("or r3,r0,r0");
/* load the value of xccaddr into r4 */
__asm__ __volatile__("or.u r5,r0,hi16(%0)" : : "r" (xccaddr));
__asm__ __volatile__("ld r4,r5,lo16(%0)" : : "r" (xccaddr));
/* make the double write. bang! */
__asm__ __volatile__("st.d r2,r4,0");
/* spin until the operation starts */
while ((bs->bs_xccr & BS_XCC_FBSY) == 0)
;
/* restore PSR and friends */
set_psr(psr);
flush_pipeline();
bs->bs_gcsr = bs_gcsr;
bs->bs_romcr = bs_romcr;
}
static __inline__ void mc88410_flush(void)
{
m88k_psr_type psr;
struct bussw_reg *bs = (struct bussw_reg *)BS_BASE;
u_short bs_gcsr = bs->bs_gcsr;
u_short bs_romcr = bs->bs_romcr;
psr = get_psr();
/* mask misaligned exceptions */
set_psr(psr | PSR_MXM);
/* clear WEN0 and WEN1 in ROMCR (disables writes to FLASH) */
bs->bs_romcr &= ~(BS_ROMCR_WEN0 | BS_ROMCR_WEN0) ;
/* set XCC bit in GCSR (0xFF8xxxxx now decodes to mc88410) */
bs->bs_gcsr |= BS_GCSR_XCC;
/* load the value of upper32 into r2 */
__asm__ __volatile__("or r2,r0," XCC_FLUSH_ALL);
/* load the value of lower32 into r3 (always 0) */
__asm__ __volatile__("or r3,r0,r0");
/* load the value of xccaddr into r4 */
__asm__ __volatile__("or.u r5,r0,hi16(0xFF800000)");
__asm__ __volatile__("or r4,r5,r0"); /* r4 is now 0xFF800000 */
/* make the double write. bang! */
__asm__ __volatile__("st.d r2,r4,0");
/* spin until the operation starts */
while ((bs->bs_xccr & BS_XCC_FBSY) == 0)
;
/* restore PSR and friends */
set_psr(psr);
flush_pipeline();
bs->bs_gcsr = bs_gcsr;
bs->bs_romcr = bs_romcr;
}
static __inline__ void mc88410_inval(void)
{
m88k_psr_type psr;
struct bussw_reg *bs = (struct bussw_reg *)BS_BASE;
u_short bs_gcsr = bs->bs_gcsr;
u_short bs_romcr = bs->bs_romcr;
psr = get_psr();
/* mask misaligned exceptions */
set_psr(psr | PSR_MXM);
/* clear WEN0 and WEN1 in ROMCR (disables writes to FLASH) */
bs->bs_romcr &= ~(BS_ROMCR_WEN0 | BS_ROMCR_WEN0) ;
/* set XCC bit in GCSR (0xFF8xxxxx now decodes to mc88410) */
bs->bs_gcsr |= BS_GCSR_XCC;
/* load the value of upper32 into r2 */
__asm__ __volatile__("or r2,r0," XCC_INVAL_ALL);
/* load the value of lower32 into r3 (always 0) */
__asm__ __volatile__("or r3,r0,r0");
/* load the value of xccaddr into r4 */
__asm__ __volatile__("or.u r5,r0,hi16(0xFF800000)");
__asm__ __volatile__("or r4,r5,r0"); /* r4 is now 0xFF800000 */
/* make the double write. bang! */
__asm__ __volatile__("st.d r2,r4,0");
/* spin until the operation starts */
while ((bs->bs_xccr & BS_XCC_FBSY) == 0)
;
/* restore PSR and friends */
set_psr(psr);
flush_pipeline();
bs->bs_gcsr = bs_gcsr;
bs->bs_romcr = bs_romcr;
}
static __inline__ void mc88410_sync(void)
{
mc88410_flush();
mc88410_inval();
}
#endif /* _LOCORE */
#endif __MACHINE_M88410_H__
|
