1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
|
/* $OpenBSD: mvme188.h,v 1.27 2006/06/11 13:30:44 miod Exp $ */
/*
* Copyright (c) 1999 Steve Murphree, Jr.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by Steve Murphree, Jr.
* 4. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
/*
* Mach Operating System
* Copyright (c) 1991 Carnegie Mellon University
* Copyright (c) 1991 OMRON Corporation
* All Rights Reserved.
*
* Permission to use, copy, modify and distribute this software and its
* documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
*/
#ifndef __MACHINE_MVME188_H__
#define __MACHINE_MVME188_H__
#define MVME188_EPROM 0xffc00000
#define MVME188_EPROM_SIZE 0x00080000
#define MVME188_SRAM 0xffe00000
#define MVME188_SRAM_SIZE 0x00020000
#define MVME188_UTILITY 0xfff00000
#define MVME188_UTILITY_SIZE 0x00090000
/*
* MVME188 declarations for hardware level device registers and such.
*/
/* per-processor interrupt enable registers */
#define MVME188_IEN0 0xfff84004 /* interrupt enable CPU 0 */
#define MVME188_IEN1 0xfff84008 /* interrupt enable CPU 1 */
#define MVME188_IEN2 0xfff84010 /* interrupt enable CPU 2 */
#define MVME188_IEN3 0xfff84020 /* interrupt enable CPU 3 */
#define MVME188_IENALL 0xfff8403c /* simultaneous write */
#define MVME188_IST 0xfff84040 /* interrupt status register */
#define MVME188_SETSWI 0xfff84080 /* generate soft interrupt */
#define MVME188_CLRSWI 0xfff84084 /* reset soft interrupt */
#define MVME188_ISTATE 0xfff84088 /* HW interrupt status */
#define MVME188_CLRINT 0xfff8408c /* reset HW interrupt */
#define MVME188_VIRQLV 0xfff85000
#define MVME188_VIACK1V 0xfff85004
#define MVME188_VIACK2V 0xfff85008
#define MVME188_VIACK3V 0xfff8500c
#define MVME188_VIACK4V 0xfff85010
#define MVME188_VIACK5V 0xfff85014
#define MVME188_VIACK6V 0xfff85018
#define MVME188_VIACK7V 0xfff8501c
#define MVME188_VIRQV 0xfff85020
#define M188_IVEC 0x40 /* vector returned upon MVME188 int */
#define MVME188_GLOBAL0 0xfff86001 /* global control and status regs */
#define MVME188_GLOBAL1 0xfff86003
#define M188_LRST 0x80
#define M188_SYSCON 0x40
#define MVME188_BRDID 0xfff86005
#define MVME188_CGCSR0 0xfff86007
#define MVME188_CGCSR1 0xfff86009
#define MVME188_CGCSR2 0xfff8600b
#define MVME188_CGCSR3 0xfff8600d
#define MVME188_CGCSR4 0xfff8600f
#define MVME188_UCSR 0xfff87000 /* utility control and status reg */
#define MVME188_BASAD 0xfff87004 /* base address reg */
#define MVME188_GLBRES 0xfff8700c /* global reset reg */
#define MVME188_CCSR 0xfff88000 /* CPU board control status reg */
#define MVME188_ERROR 0xfff88004 /* Mbus fault reg */
#define MVME188_PCNFA 0xfff88008 /* Pbus A decoder reg */
#define MVME188_PCNFB 0xfff8800c /* Pbus B decoder reg */
#define MVME188_EXTAD 0xfff88010 /* A24 master A24-A31 addr reg */
#define MVME188_WHOAMI 0xfff88018 /* whoami reg */
#define MVME188_WMAD 0xfff88020 /* write mbus addr decoder reg */
#define MVME188_RMAD 0xfff88024 /* read mbus addr decoder reg */
#define MVME188_WVAD 0xfff88028 /* write vmebus addr decoder reg */
#define MVME188_RVAD 0xfff8802c /* read vmebus adds decoder reg */
/*
* IEN and IST register bits
* Refer to MVME188 RISC Microcomputer User's Manual, table 4.3
*/
#define IRQ_ABORT 0x80000000 /* 31 */
#define IRQ_ACF 0x40000000 /* 30 */
#define IRQ_ARBTO 0x20000000 /* 29 */
#define IRQ_DTI 0x10000000 /* 28 */
#define IRQ_SWI7 0x08000000 /* 27 */
#define IRQ_SWI6 0x04000000 /* 26 */
#define IRQ_SWI5 0x02000000 /* 25 */
#define IRQ_SWI4 0x01000000 /* 24 */
#define IRQ_VME7 0x00800000 /* 23 */
#define IRQ_CIOI 0x00200000 /* 21 */
#define IRQ_SF 0x00100000 /* 20 */
#define IRQ_VME6 0x00080000 /* 19 */
#define IRQ_DI 0x00020000 /* 17 */
#define IRQ_SIGHPI 0x00010000 /* 16 */
#define IRQ_VME5 0x00004000 /* 14 */
#define IRQ_VME4 0x00001000 /* 12 */
#define IRQ_VME3 0x00000400 /* 10 */
#define IRQ_LMI 0x00000100 /* 08 */
#define IRQ_SIGLPI 0x00000080 /* 07 */
#define IRQ_VME2 0x00000040 /* 06 */
#define IRQ_VME1 0x00000010 /* 04 */
#define IRQ_SWI3 0x00000008 /* 03 */
#define IRQ_SWI2 0x00000004 /* 02 */
#define IRQ_SWI1 0x00000002 /* 01 */
#define IRQ_SWI0 0x00000001 /* 00 */
#define IST_STRING "\20" \
"\40ABRT\37ACF\36ARBTO\35DTI\34SWI7\33SWI6\32SWI5\31SWI4" \
"\30IRQ7\26CIOI\25SF\24IRQ6\22DI\21SIGHPI" \
"\17IRQ5\15IRQ4\13IRQ3\11LMI" \
"\10SIGLPI\7IRQ2\5IRQ1\4SWI3\3SWI2\2SWI1\1SWI0"
/* groups by function */
/* hardware irq bits */
#define HW_FAILURE_MASK (IRQ_ABORT | IRQ_ACF | IRQ_ARBTO | IRQ_SF)
/* software irq bits */
#define SOFT_INTERRUPT_MASK (IRQ_SWI7 | IRQ_SWI6 | IRQ_SWI5 | IRQ_SWI4 | \
IRQ_SWI3 | IRQ_SWI2 | IRQ_SWI1 | IRQ_SWI0)
/* VME irq bits */
#define VME_INTERRUPT_MASK (IRQ_VME7 | IRQ_VME6 | IRQ_VME5 | IRQ_VME4 | \
IRQ_VME3 | IRQ_VME2 | IRQ_VME1)
/* on-board irq bits */
#define OBIO_INTERRUPT_MASK (IRQ_DTI | IRQ_CIOI | IRQ_DI | IRQ_SIGHPI | \
IRQ_LMI | IRQ_SIGLPI)
/* groups by interrupt levels */
#define LVL7 (IRQ_ABORT | IRQ_ACF | IRQ_VME7 | IRQ_SF)
#define LVL6 (IRQ_VME6)
#define LVL5 (IRQ_VME5 | IRQ_DTI | IRQ_CIOI)
#define LVL4 (IRQ_VME4)
#define LVL3 (IRQ_VME3 | IRQ_DI)
#define LVL2 (IRQ_VME2)
#define LVL1 (IRQ_VME1)
#define LVL0 (0x0)
/* interrupts we want to process on the master CPU only */
#define SLAVE_MASK (HW_FAILURE_MASK | OBIO_INTERRUPT_MASK)
#define MASK_LVL_0 (LVL7 | LVL6 | LVL5 | LVL4 | LVL3 | LVL2 | LVL1)
#define MASK_LVL_1 (LVL7 | LVL6 | LVL5 | LVL4 | LVL3 | LVL2)
#define MASK_LVL_2 (LVL7 | LVL6 | LVL5 | LVL4 | LVL3)
#define MASK_LVL_3 (LVL7 | LVL6 | LVL5 | LVL4)
#define MASK_LVL_4 (LVL7 | LVL6 | LVL5)
#define MASK_LVL_5 (LVL7 | LVL6)
#define MASK_LVL_6 (LVL7)
#define MASK_LVL_7 (IRQ_ABORT)
#define INT_LEVEL 8 /* # of interrupt level + 1 */
#define ISR_GET_CURRENT_MASK(cpu) \
(*(volatile u_int *)MVME188_IST & *int_mask_reg[cpu])
/*
* ISTATE and CLRINT register bits
*/
#define ISTATE_ABORT 0x04
#define ISTATE_ACFAIL 0x02
#define ISTATE_SYSFAIL 0x01
/*
* UCSR register bits
*/
#define UCSR_PWRUPBIT 0x00004000 /* powerup indicator */
#define UCSR_DRVSFBIT 0x00002000 /* Board system fail */
#define UCSR_BRIRQBIT 0x00001000 /* drives VME IRQ1 broadcast int */
#define UCSR_ROBINBIT 0x00000800 /* sel round robin VME arbiter mode */
#define UCSR_BRLVBITS 0x00000600 /* VME bus request level 0-3 */
#define UCSR_RNEVERBIT 0x00000100 /* VME bus never release once req'd */
#define UCSR_RONRBIT 0x00000080 /* VME bus req release on no request */
#define UCSR_RWDBIT 0x00000040 /* VME bus request release when done */
#define UCSR_EARBTOBIT 0x00000020 /* enable VME arbiter bus timeout */
#define VTOSELBITS 0x00000018 /* VMEbus timeout select bits */
#define VTO32US 0x00 /* 32 usec */
#define VTO64US 0x01 /* 64 usec */
#define VTO128US 0x10 /* 128 usec */
#define VTODISABLE 0x18 /* disabled */
/* these are the various Z8536 CIO counter/timer registers */
#define CIO_BASE 0xfff83000
#define CIO_PORTC 0xfff83000
#define CIO_PORTB 0xfff83004
#define CIO_PORTA 0xfff83008
#define CIO_CTRL 0xfff8300c
#define CIO_MICR 0x00 /* Master interrupt control register */
#define CIO_MICR_MIE 0x80
#define CIO_MICR_DLC 0x40
#define CIO_MICR_NV 0x20
#define CIO_MICR_PAVIS 0x10
#define CIO_MICR_PBVIS 0x08
#define CIO_MICR_CTVIS 0x04
#define CIO_MICR_RJA 0x02
#define CIO_MICR_RESET 0x01
#define CIO_MCCR 0x01 /* Master config control register */
#define CIO_MCCR_PBE 0x80
#define CIO_MCCR_CT1E 0x40
#define CIO_MCCR_CT2E 0x20
#define CIO_MCCR_CT3E 0x10
#define CIO_MCCR_PLC 0x08
#define CIO_MCCR_PAE 0x04
#define CIO_CTMS1 0x1c /* Counter/timer mode specification #1 */
#define CIO_CTMS2 0x1d /* Counter/timer mode specification #2 */
#define CIO_CTMS3 0x1e /* Counter/timer mode specification #3 */
#define CIO_CTMS_CSC 0x80 /* Continuous Single Cycle */
#define CIO_CTMS_EOE 0x40 /* External Output Enable */
#define CIO_CTMS_ECE 0x20 /* External Count Enable */
#define CIO_CTMS_ETE 0x10 /* External Trigger Enable */
#define CIO_CTMS_EGE 0x08 /* External Gate Enable */
#define CIO_CTMS_REB 0x04 /* Retrigger Enable Bit */
#define CIO_CTMS_PO 0x00 /* Pulse Output */
#define CIO_CTMS_OSO 0x01 /* One Shot Output */
#define CIO_CTMS_SWO 0x02 /* Square Wave Output */
#define CIO_IVR 0x04 /* Interrupt vector register */
#define CIO_CSR1 0x0a /* Command and status register CTC #1 */
#define CIO_CSR2 0x0b /* Command and status register CTC #2 */
#define CIO_CSR3 0x0c /* Command and status register CTC #3 */
#define CIO_CT1MSB 0x16 /* CTC #1 Timer constant - MSB */
#define CIO_CT1LSB 0x17 /* CTC #1 Timer constant - LSB */
#define CIO_CT2MSB 0x18 /* CTC #2 Timer constant - MSB */
#define CIO_CT2LSB 0x19 /* CTC #2 Timer constant - LSB */
#define CIO_CT3MSB 0x1a /* CTC #3 Timer constant - MSB */
#define CIO_CT3LSB 0x1b /* CTC #3 Timer constant - LSB */
#define CIO_PDCA 0x23 /* Port A data direction control */
#define CIO_PDCB 0x2b /* Port B data direction control */
#define CIO_GCB 0x04 /* CTC Gate command bit */
#define CIO_TCB 0x02 /* CTC Trigger command bit */
#define CIO_IE 0xc0 /* CTC Interrupt enable (set) */
#define CIO_CIP 0x20 /* CTC Clear interrupt pending */
#define CIO_IP 0x20 /* CTC Interrupt pending */
#define DART_BASE 0xfff82000
/*
* HYPERmodule CMMU addresses
*/
#define VME_CMMU_I0 0xfff7e000
#define VME_CMMU_I1 0xfff7d000
#define VME_CMMU_I2 0xfff7b000
#define VME_CMMU_I3 0xfff77000
#define VME_CMMU_D0 0xfff6f000
#define VME_CMMU_D1 0xfff5f000
#define VME_CMMU_D2 0xfff3f000
#define VME_CMMU_D3 0xfff7f000
#endif /* __MACHINE_MVME188_H__ */
|
