1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
|
/*
* THIS FILE IS AUTOMATICALLY GENERATED
* DONT EDIT THIS FILE
*/
/* $OpenBSD: cn30xxpipreg.h,v 1.1 2011/06/16 11:22:30 syuu Exp $ */
/*
* Copyright (c) 2007 Internet Initiative Japan, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
/*
* Cavium Networks OCTEON CN30XX Hardware Reference Manual
* CN30XX-HM-1.0
* 7.8 PIP Registers
*/
#ifndef _CN30XXPIPREG_H_
#define _CN30XXPIPREG_H_
#define PIP_BIST_STATUS 0x00011800a0000000ULL
#define PIP_INT_REG 0x00011800a0000008ULL
#define PIP_INT_EN 0x00011800a0000010ULL
#define PIP_STAT_CTL 0x00011800a0000018ULL
#define PIP_GBL_CTL 0x00011800a0000020ULL
#define PIP_GBL_CFG 0x00011800a0000028ULL
#define PIP_SOFT_RST 0x00011800a0000030ULL
#define PIP_IP_OFFSET 0x00011800a0000060ULL
#define PIP_TAG_SECRET 0x00011800a0000068ULL
#define PIP_TAG_MASK 0x00011800a0000070ULL
#define PIP_DEC_IPSEC0 0x00011800a0000080ULL
#define PIP_DEC_IPSEC1 0x00011800a0000088ULL
#define PIP_DEC_IPSEC2 0x00011800a0000090ULL
#define PIP_DEC_IPSEC3 0x00011800a0000098ULL
#define PIP_RAW_WORD 0x00011800a00000b0ULL
#define PIP_QOS_VLAN0 0x00011800a00000c0ULL
#define PIP_QOS_VLAN1 0x00011800a00000c8ULL
#define PIP_QOS_VLAN2 0x00011800a00000d0ULL
#define PIP_QOS_VLAN3 0x00011800a00000d8ULL
#define PIP_QOS_VLAN4 0x00011800a00000e0ULL
#define PIP_QOS_VLAN5 0x00011800a00000e8ULL
#define PIP_QOS_VLAN6 0x00011800a00000f0ULL
#define PIP_QOS_VLAN7 0x00011800a00000f8ULL
#define PIP_QOS_WATCH0 0x00011800a0000100ULL
#define PIP_QOS_WATCH1 0x00011800a0000108ULL
#define PIP_QOS_WATCH2 0x00011800a0000110ULL
#define PIP_QOS_WATCH3 0x00011800a0000118ULL
#define PIP_PRT_CFG0 0x00011800a0000200ULL
#define PIP_PRT_CFG1 0x00011800a0000208ULL
#define PIP_PRT_CFG2 0x00011800a0000210ULL
#define PIP_PRT_CFG32 0x00011800a0000300ULL
#define PIP_PRT_TAG0 0x00011800a0000400ULL
#define PIP_PRT_TAG1 0x00011800a0000408ULL
#define PIP_PRT_TAG2 0x00011800a0000410ULL
#define PIP_PRT_TAG32 0x00011800a0000500ULL
#define PIP_QOS_DIFF0 0x00011800a0000600ULL
/* PIP_QOS_DIFF[1-63] */
/* PIP_STAT[0-9]_PRT{0,1,2,32} */
#define PIP_STAT0_PRT0 0x00011800a0000800ULL
#define PIP_STAT0_PRT1 0x00011800a0000850ULL
#define PIP_STAT0_PRT2 0x00011800a00008a0ULL
#define PIP_STAT0_PRT32 0x00011800a0001200ULL
#define PIP_TAG_INC0 0x00011800a0001800ULL
/* PIP_TAG_INC[1-63] */
#define PIP_STAT_INB_PKTS0 0x00011800a0001a00ULL
#define PIP_STAT_INB_PKTS1 0x00011800a0001a20ULL
#define PIP_STAT_INB_PKTS2 0x00011800a0001a40ULL
#define PIP_STAT_INB_PKTS32 0x00011800a0001e00ULL
#define PIP_STAT_INB_OCTS0 0x00011800a0001a08ULL
#define PIP_STAT_INB_OCTS1 0x00011800a0001a28ULL
#define PIP_STAT_INB_OCTS2 0x00011800a0001a48ULL
#define PIP_STAT_INB_OCTS32 0x00011800a0001e08ULL
#define PIP_STAT_INB_ERRS0 0x00011800a0001a10ULL
#define PIP_STAT_INB_ERRS1 0x00011800a0001a30ULL
#define PIP_STAT_INB_ERRS2 0x00011800a0001a50ULL
#define PIP_STAT_INB_ERRS32 0x00011800a0001e10ULL
#define PIP_BASE 0x00011800a0000000ULL
#define PIP_SIZE 0x1e50ULL
#define PIP_BIST_STATUS_OFFSET 0x0ULL
#define PIP_INT_REG_OFFSET 0x8ULL
#define PIP_INT_EN_OFFSET 0x10ULL
#define PIP_STAT_CTL_OFFSET 0x18ULL
#define PIP_GBL_CTL_OFFSET 0x20ULL
#define PIP_GBL_CFG_OFFSET 0x28ULL
#define PIP_SOFT_RST_OFFSET 0x30ULL
#define PIP_IP_OFFSET_OFFSET 0x60ULL
#define PIP_TAG_SECRET_OFFSET 0x68ULL
#define PIP_TAG_MASK_OFFSET 0x70ULL
#define PIP_DEC_IPSEC0_OFFSET 0x80ULL
#define PIP_DEC_IPSEC1_OFFSET 0x88ULL
#define PIP_DEC_IPSEC2_OFFSET 0x90ULL
#define PIP_DEC_IPSEC3_OFFSET 0x98ULL
#define PIP_RAW_WORD_OFFSET 0xb0ULL
#define PIP_QOS_VLAN0_OFFSET 0xc0ULL
#define PIP_QOS_VLAN1_OFFSET 0xc8ULL
#define PIP_QOS_VLAN2_OFFSET 0xd0ULL
#define PIP_QOS_VLAN3_OFFSET 0xd8ULL
#define PIP_QOS_VLAN4_OFFSET 0xe0ULL
#define PIP_QOS_VLAN5_OFFSET 0xe8ULL
#define PIP_QOS_VLAN6_OFFSET 0xf0ULL
#define PIP_QOS_VLAN7_OFFSET 0xf8ULL
#define PIP_QOS_WATCH0_OFFSET 0x100ULL
#define PIP_QOS_WATCH1_OFFSET 0x108ULL
#define PIP_QOS_WATCH2_OFFSET 0x110ULL
#define PIP_QOS_WATCH3_OFFSET 0x118ULL
#define PIP_PRT_CFG0_OFFSET 0x200ULL
#define PIP_PRT_CFG1_OFFSET 0x208ULL
#define PIP_PRT_CFG2_OFFSET 0x210ULL
#define PIP_PRT_CFG32_OFFSET 0x300ULL
#define PIP_PRT_TAG0_OFFSET 0x400ULL
#define PIP_PRT_TAG1_OFFSET 0x408ULL
#define PIP_PRT_TAG2_OFFSET 0x410ULL
#define PIP_PRT_TAG32_OFFSET 0x500ULL
#define PIP_QOS_DIFF0_OFFSET 0x600ULL
/* PIP_QOS_DIFF[1-63] */
#define PIP_STAT0_PRT0_OFFSET 0x800ULL
#define PIP_STAT0_PRT1_OFFSET 0x850ULL
#define PIP_STAT0_PRT2_OFFSET 0x8a0ULL
#define PIP_STAT0_PRT32_OFFSET 0x1200ULL
#define PIP_STAT0_PRT33_OFFSET 0x1250ULL
#define PIP_STAT1_PRT0_OFFSET 0x800ULL
#define PIP_STAT1_PRT1_OFFSET 0x850ULL
#define PIP_STAT1_PRT2_OFFSET 0x8a0ULL
#define PIP_STAT1_PRT32_OFFSET 0x1200ULL
#define PIP_STAT1_PRT33_OFFSET 0x1250ULL
#define PIP_STAT2_PRT0_OFFSET 0x810ULL
#define PIP_STAT2_PRT1_OFFSET 0x860ULL
#define PIP_STAT2_PRT2_OFFSET 0x8b0ULL
#define PIP_STAT2_PRT32_OFFSET 0x1210ULL
#define PIP_STAT2_PRT33_OFFSET 0x1260ULL
#define PIP_STAT3_PRT0_OFFSET 0x818ULL
#define PIP_STAT3_PRT1_OFFSET 0x868ULL
#define PIP_STAT3_PRT2_OFFSET 0x8b8ULL
#define PIP_STAT3_PRT32_OFFSET 0x1218ULL
#define PIP_STAT3_PRT33_OFFSET 0x1268ULL
#define PIP_STAT4_PRT0_OFFSET 0x820ULL
#define PIP_STAT4_PRT1_OFFSET 0x870ULL
#define PIP_STAT4_PRT2_OFFSET 0x8c0ULL
#define PIP_STAT4_PRT32_OFFSET 0x1220ULL
#define PIP_STAT4_PRT33_OFFSET 0x1270ULL
#define PIP_STAT5_PRT0_OFFSET 0x828ULL
#define PIP_STAT5_PRT1_OFFSET 0x878ULL
#define PIP_STAT5_PRT2_OFFSET 0x8c8ULL
#define PIP_STAT5_PRT32_OFFSET 0x1228ULL
#define PIP_STAT5_PRT33_OFFSET 0x1278ULL
#define PIP_STAT6_PRT0_OFFSET 0x830ULL
#define PIP_STAT6_PRT1_OFFSET 0x880ULL
#define PIP_STAT6_PRT2_OFFSET 0x8d0ULL
#define PIP_STAT6_PRT32_OFFSET 0x1238ULL
#define PIP_STAT6_PRT33_OFFSET 0x1288ULL
#define PIP_STAT7_PRT0_OFFSET 0x838ULL
#define PIP_STAT7_PRT1_OFFSET 0x888ULL
#define PIP_STAT7_PRT2_OFFSET 0x8d8ULL
#define PIP_STAT7_PRT32_OFFSET 0x1238ULL
#define PIP_STAT7_PRT33_OFFSET 0x1288ULL
#define PIP_STAT8_PRT0_OFFSET 0x840ULL
#define PIP_STAT8_PRT1_OFFSET 0x890ULL
#define PIP_STAT8_PRT2_OFFSET 0x8e0ULL
#define PIP_STAT8_PRT32_OFFSET 0x1240ULL
#define PIP_STAT8_PRT33_OFFSET 0x1290ULL
#define PIP_STAT9_PRT0_OFFSET 0x848ULL
#define PIP_STAT9_PRT1_OFFSET 0x898ULL
#define PIP_STAT9_PRT2_OFFSET 0x8e8ULL
#define PIP_STAT9_PRT32_OFFSET 0x1248ULL
#define PIP_STAT9_PRT33_OFFSET 0x1298ULL
#define PIP_TAG_INC0_OFFSET 0x1800ULL
/* PIP_TAG_INC[1-63] */
#define PIP_STAT_INB_PKTS0_OFFSET 0x1a00ULL
#define PIP_STAT_INB_PKTS1_OFFSET 0x1a20ULL
#define PIP_STAT_INB_PKTS2_OFFSET 0x1a40ULL
#define PIP_STAT_INB_PKTS32_OFFSET 0x1e00ULL
#define PIP_STAT_INB_OCTS0_OFFSET 0x1a08ULL
#define PIP_STAT_INB_OCTS1_OFFSET 0x1a28ULL
#define PIP_STAT_INB_OCTS2_OFFSET 0x1a48ULL
#define PIP_STAT_INB_OCTS32_OFFSET 0x1e08ULL
#define PIP_STAT_INB_ERRS0_OFFSET 0x1a10ULL
#define PIP_STAT_INB_ERRS1_OFFSET 0x1a30ULL
#define PIP_STAT_INB_ERRS2_OFFSET 0x1a50ULL
#define PIP_STAT_INB_ERRS32_OFFSET 0x1e10ULL
#define PIP_STAT_INB_ERRS33_OFFSET 0x1e30ULL
/*
* PIP_BIST_STATUS
*/
#define PIP_BIST_STATUS_63_13 0xfffffffffffc0000ULL
#define PIP_BIST_STATUS_BIST 0x000000000003ffffULL
/*
* PIP_INT_REG
*/
#define PIP_INT_REG_63_9 0xfffffffffffffe00ULL
#define PIP_INT_REG_BEPERR 0x0000000000000100ULL
#define PIP_INT_REG_FEPERR 0x0000000000000080ULL
#define PIP_INT_REG_6 0x0000000000000040ULL
#define PIP_INT_REG_SKPRUNT 0x0000000000000020ULL
#define PIP_INT_REG_BADTAG 0x0000000000000010ULL
#define PIP_INT_REG_PRTNXA 0x0000000000000008ULL
#define PIP_INT_REG_2_1 0x00000006
#define PIP_INT_REG_PKTDRP 0x00000001
/*
* PIP_INT_EN
*/
#define PIP_INT_EN_63_9 0xfffffffffffffe00ULL
#define PIP_INT_EN_BEPERR 0x0000000000000100ULL
#define PIP_INT_EN_FEPERR 0x0000000000000080ULL
#define PIP_INT_EN_6 0x0000000000000040ULL
#define PIP_INT_EN_SKPRUNT 0x0000000000000020ULL
#define PIP_INT_EN_BADTAG 0x0000000000000010ULL
#define PIP_INT_EN_PRTNXA 0x0000000000000008ULL
#define PIP_INT_EN_2_1 0x00000006
#define PIP_INT_EN_PKTDRP 0x00000001
/*
* PIP_STAT_CTL
*/
#define PIP_STAT_CTL_63_1 0xfffffffffffffffeULL
#define PIP_STAT_CTL_RDCLR 0x0000000000000001ULL
/*
* PIP_GBL_CTL
*/
#define PIP_GBL_CTL_63_17 0xfffffffffffe0000ULL
#define PIP_GBL_CTL_IGNRS 0x0000000000010000ULL
#define PIP_GBL_CTL_VS_WQE 0x0000000000008000ULL
#define PIP_GBL_CTL_VS_QOS 0x0000000000004000ULL
#define PIP_GBL_CTL_L2MAL 0x0000000000002000ULL
#define PIP_GBL_CTL_TCP_FLAG 0x0000000000001000ULL
#define PIP_GBL_CTL_L4_LEN 0x0000000000000800ULL
#define PIP_GBL_CTL_L4_CHK 0x0000000000000400ULL
#define PIP_GBL_CTL_L4_PRT 0x0000000000000200ULL
#define PIP_GBL_CTL_L4_MAL 0x0000000000000100ULL
#define PIP_GBL_CTL_7_6 0x00000000000000c0ULL
#define PIP_GBL_CTL_IP6_EEXT 0x0000000000000030ULL
#define PIP_GBL_CTL_IP4_OPTS 0x0000000000000008ULL
#define PIP_GBL_CTL_IP_HOP 0x0000000000000004ULL
#define PIP_GBL_CTL_IP_MAL 0x0000000000000002ULL
#define PIP_GBL_CTL_IP_CHK 0x0000000000000001ULL
/*
* PIP_GBL_CFG
*/
/* XXX CN30XX-HM-1.0 says 63_17 is reserved */
#define PIP_GBL_CFG_63_19 0xfffffffffff80000ULL
#define PIP_GBL_CFG_TAG_SYN 0x0000000000040000ULL
#define PIP_GBL_CFG_IP6_UDP 0x0000000000020000ULL
#define PIP_GBL_CFG_MAX_L2 0x0000000000010000ULL
#define PIP_GBL_CFG_15_11 0x000000000000f800ULL
#define PIP_GBL_CFG_RAW_SHF 0x0000000000000700ULL
#define PIP_GBL_CFG_7_3 0x00000000000000f8ULL
#define PIP_GBL_CFG_NIP_SHF 0x0000000000000007ULL
/*
* PIP_SFT_RST
*/
#define PIP_SFT_RST_63_17 0xfffffffffffffffeULL
#define PIP_SFT_RST_RST 0x0000000000000001ULL
/*
* PIP_IP_OFFSET
*/
#define PIP_IP_OFFSET_63_3 0xfffffffffffffff8ULL
/* PIP_IP_OFFSET_OFFSET is defined above - conflict! */
#define PIP_IP_OFFSET_MASK_OFFSET 0x0000000000000007ULL
/*
* PIP_TAG_SECRET
*/
#define PIP_TAG_SECRET_63_3 0xffffffff00000000ULL
#define PIP_TAG_SECRET_DST 0x00000000ffff0000ULL
#define PIP_TAG_SECRET_SRC 0x000000000000ffffULL
/*
* PIP_TAG_MASK
*/
#define PIP_TAG_MASK_63_16 0xffffffffffff0000ULL
#define PIP_TAG_MASK_MASK 0x000000000000ffffULL
/*
* PIP_DEC_IPSECN
*/
#define PIP_DEC_IPSECN_63_18 0xfffffffffffc0000ULL
#define PIP_DEC_IPSECN_TCP 0x0000000000020000ULL
#define PIP_DEC_IPSECN_UDP 0x0000000000010000ULL
#define PIP_DEC_IPSECN_DPRT 0x000000000000ffffULL
/*
* PIP_RAW_WORD
*/
#define PIP_RAW_WORD_63_56 0xff00000000000000ULL
#define PIP_RAW_WORD_WORD 0x00ffffffffffffffULL
/*
* PIP_QOS_VLAN
*/
#define PIP_QOS_VLAN_63_3 0xfffffffffffffff8ULL
#define PIP_QOS_VLAN_QOS 0x0000000000000007ULL
/*
* PIP_QOS_WATCHN
*/
#define PIP_QOS_WATCHN_63_48 0xffff000000000000ULL
#define PIP_QOS_WATCHN_MASK 0x0000ffff00000000ULL
#define PIP_QOS_WATCHN_31_28 0x00000000f0000000ULL
#define PIP_QOS_WATCHN_GRP 0x000000000f000000ULL
#define PIP_QOS_WATCHN_23 0x0000000000800000ULL
#define PIP_QOS_WATCHN_WATCHER 0x0000000000700000ULL
#define PIP_QOS_WATCHN_19_18 0x00000000000c0000ULL
#define PIP_QOS_WATCHN_TYPE 0x0000000000030000ULL
#define PIP_QOS_WATCHN_15_0 0x000000000000ffffULL
/*
* PIP_PRT_CFGN
*/
#define PIP_PRT_CFGN_63_37 0xffffffe000000000ULL
#define PIP_PRT_CFGN_RAWDRP 0x0000001000000000ULL
#define PIP_PRT_CFGN_TAG_INC 0x0000000c00000000ULL
#define PIP_PRT_CFGN_DYN_RS 0x0000000200000000ULL
#define PIP_PRT_CFGN_INST_HDR 0x0000000100000000ULL
#define PIP_PRT_CFGN_GRP_WAT 0x00000000f0000000ULL
#define PIP_PRT_CFGN_27 0x0000000008000000ULL
#define PIP_PRT_CFGN_QOS 0x0000000007000000ULL
#define PIP_PRT_CFGN_QOS_WAT 0x0000000000f00000ULL
#define PIP_PRT_CFGN_19 0x0000000000080000ULL
#define PIP_PRT_CFGN_SPARE 0x0000000000040000ULL
#define PIP_PRT_CFGN_QOS_DIFF 0x0000000000020000ULL
#define PIP_PRT_CFGN_QOS_VLAN 0x0000000000010000ULL
#define PIP_PRT_CFGN_15_13 0x000000000000e000ULL
#define PIP_PRT_CFGN_CRC_EN 0x0000000000001000ULL
#define PIP_PRT_CFGN_11_10 0x0000000000000c00ULL
#define PIP_PRT_CFGN_MODE 0x0000000000000300ULL
#define PIP_PRT_CFGN_MODE_SHIFT 8
#define PIP_PORT_CFG_MODE_NONE (0ULL << PIP_PRT_CFGN_MODE_SHIFT)
#define PIP_PORT_CFG_MODE_L2 (1ULL << PIP_PRT_CFGN_MODE_SHIFT)
#define PIP_PORT_CFG_MODE_IP (2ULL << PIP_PRT_CFGN_MODE_SHIFT)
#define PIP_PORT_CFG_MODE_PCI (3ULL << PIP_PRT_CFGN_MODE_SHIFT)
#define PIP_PRT_CFGN_7 0x0000000000000080ULL
#define PIP_PRT_CFGN_SKIP 0x000000000000007fULL
/*
* PIP_PRT_TAGN
*/
#define PIP_PRT_TAGN_63_40 0xffffff0000000000ULL
#define PIP_PRT_TAGN_GRPTAGBASE 0x000000f000000000ULL
#define PIP_PRT_TAGN_GRPTAGMASK 0x0000000f00000000ULL
#define PIP_PRT_TAGN_GRPTAG 0x0000000080000000ULL
#define PIP_PRT_TAGN_SPARE 0x0000000040000000ULL
#define PIP_PRT_TAGN_TAG_MODE 0x0000000030000000ULL
#define PIP_PRT_TAGN_INC_VS 0x000000000c000000ULL
#define PIP_PRT_TAGN_INC_VLAN 0x0000000002000000ULL
#define PIP_PRT_TAGN_INC_PRT 0x0000000001000000ULL
#define PIP_PRT_TAGN_IP6_DPRT 0x0000000000800000ULL
#define PIP_PRT_TAGN_IP4_DPRT 0x0000000000400000ULL
#define PIP_PRT_TAGN_IP6_SPRT 0x0000000000200000ULL
#define PIP_PRT_TAGN_IP4_SPRT 0x0000000000100000ULL
#define PIP_PRT_TAGN_IP6_NXTH 0x0000000000080000ULL
#define PIP_PRT_TAGN_IP4_PCTL 0x0000000000040000ULL
#define PIP_PRT_TAGN_IP6_DST 0x0000000000020000ULL
#define PIP_PRT_TAGN_IP4_SRC 0x0000000000010000ULL
#define PIP_PRT_TAGN_IP6_SRC 0x0000000000008000ULL
#define PIP_PRT_TAGN_IP4_DST 0x0000000000004000ULL
#define PIP_PRT_TAGN_TCP6_TAG 0x0000000000003000ULL
#define PIP_PRT_TAGN_TCP6_TAG 0x0000000000003000ULL
#define PIP_PRT_TAGN_TCP6_TAG_SHIFT 12
#define PIP_PRT_TAGN_TCP6_TAG_ORDERED (0ULL << PIP_PRT_TAGN_TCP6_TAG_SHIFT)
#define PIP_PRT_TAGN_TCP6_TAG_ATOMIC (1ULL << PIP_PRT_TAGN_TCP6_TAG_SHIFT)
#define PIP_PRT_TAGN_TCP6_TAG_NULL (2ULL << PIP_PRT_TAGN_TCP6_TAG_SHIFT)
#define PIP_PRT_TAGN_TCP6_TAG_XXX_3 (3ULL << PIP_PRT_TAGN_TCP6_TAG_SHIFT)
#define PIP_PRT_TAGN_TCP4_TAG 0x0000000000000c00ULL
#define PIP_PRT_TAGN_TCP4_TAG_SHIFT 10
#define PIP_PRT_TAGN_TCP4_TAG_ORDERED (0ULL << PIP_PRT_TAGN_TCP4_TAG_SHIFT)
#define PIP_PRT_TAGN_TCP4_TAG_ATOMIC (1ULL << PIP_PRT_TAGN_TCP4_TAG_SHIFT)
#define PIP_PRT_TAGN_TCP4_TAG_NULL (2ULL << PIP_PRT_TAGN_TCP4_TAG_SHIFT)
#define PIP_PRT_TAGN_TCP4_TAG_XXX_3 (3ULL << PIP_PRT_TAGN_TCP4_TAG_SHIFT)
#define PIP_PRT_TAGN_IP6_TAG 0x0000000000000300ULL
#define PIP_PRT_TAGN_IP6_TAG_SHIFT 8
#define PIP_PRT_TAGN_IP6_TAG_ORDERED (0ULL << PIP_PRT_TAGN_IP6_TAG_SHIFT)
#define PIP_PRT_TAGN_IP6_TAG_ATOMIC (1ULL << PIP_PRT_TAGN_IP6_TAG_SHIFT)
#define PIP_PRT_TAGN_IP6_TAG_NULL (2ULL << PIP_PRT_TAGN_IP6_TAG_SHIFT)
#define PIP_PRT_TAGN_IP6_TAG_XXX_3 (3ULL << PIP_PRT_TAGN_IP6_TAG_SHIFT)
#define PIP_PRT_TAGN_IP4_TAG 0x00000000000000c0ULL
#define PIP_PRT_TAGN_IP4_TAG_SHIFT 6
#define PIP_PRT_TAGN_IP4_TAG_ORDERED (0ULL << PIP_PRT_TAGN_IP4_TAG_SHIFT)
#define PIP_PRT_TAGN_IP4_TAG_ATOMIC (1ULL << PIP_PRT_TAGN_IP4_TAG_SHIFT)
#define PIP_PRT_TAGN_IP4_TAG_NULL (2ULL << PIP_PRT_TAGN_IP4_TAG_SHIFT)
#define PIP_PRT_TAGN_IP4_TAG_XXX_3 (3ULL << PIP_PRT_TAGN_IP4_TAG_SHIFT)
#define PIP_PRT_TAGN_NON_TAG 0x0000000000000030ULL
#define PIP_PRT_TAGN_NON_TAG_SHIFT 4
#define PIP_PRT_TAGN_NON_TAG_ORDERED (0ULL << PIP_PRT_TAGN_NON_TAG_SHIFT)
#define PIP_PRT_TAGN_NON_TAG_ATOMIC (1ULL << PIP_PRT_TAGN_NON_TAG_SHIFT)
#define PIP_PRT_TAGN_NON_TAG_NULL (2ULL << PIP_PRT_TAGN_NON_TAG_SHIFT)
#define PIP_PRT_TAGN_NON_TAG_XXX_3 (3ULL << PIP_PRT_TAGN_NON_TAG_SHIFT)
#define PIP_PRT_TAGN_GRP 0x000000000000000fULL
/*
* PIP_QOS_DIFFN
*/
#define PIP_QOS_DIFF_63_3 0xfffffffffffffff8ULL
#define PIP_QOS_DIFF_QOS 0x0000000000000007ULL
/*
* PIP_TAG_INCN
*/
#define PIP_TAG_INCN_63_8 0xffffffffffffff00ULL
#define PIP_TAG_INCN_EN 0x00000000000000ffULL
/*
* PIP_STAT0_PRTN
*/
#define PIP_STAT0_PRTN_DRP_PKTS 0xffffffff00000000ULL
#define PIP_STAT0_PRTN_DRP_OCTS 0x00000000ffffffffULL
/*
* PIP_STAT1_PRTN
*/
#define PIP_STAT1_PRTN_63_48 0xffff000000000000ULL
#define PIP_STAT1_PRTN_OCTS 0x0000ffffffffffffULL
/*
* PIP_STAT2_PRTN
*/
#define PIP_STAT2_PRTN_PKTS 0xffffffff00000000ULL
#define PIP_STAT2_PRTN_RAW 0x00000000ffffffffULL
/*
* PIP_STAT3_PRTN
*/
#define PIP_STAT3_PRTN_BCST 0xffffffff00000000ULL
#define PIP_STAT3_PRTN_MCST 0x00000000ffffffffULL
/*
* PIP_STAT4_PRTN
*/
#define PIP_STAT4_PRTN_H65TO127 0xffffffff00000000ULL
#define PIP_STAT4_PRTN_H64 0x00000000ffffffffULL
/*
* PIP_STAT5_PRTN
*/
#define PIP_STAT5_PRTN_H256TO511 0xffffffff00000000ULL
#define PIP_STAT5_PRTN_H128TO255 0x00000000ffffffffULL
/*
* PIP_STAT6_PRTN
*/
#define PIP_STAT6_PRTN_H1024TO1518 0xffffffff00000000ULL
#define PIP_STAT6_PRTN_H512TO1023 0x00000000ffffffffULL
/*
* PIP_STAT7_PRTN
*/
#define PIP_STAT7_PRTN_FCS 0xffffffff00000000ULL
#define PIP_STAT7_PRTN_H1519 0x00000000ffffffffULL
/*
* PIP_STAT8_PRTN
*/
#define PIP_STAT8_PRTN_FRAG 0xffffffff00000000ULL
#define PIP_STAT8_PRTN_UNDERSZ 0x00000000ffffffffULL
/*
* PIP_STAT9_PRTN
*/
#define PIP_STAT9_PRTN_JABBER 0xffffffff00000000ULL
#define PIP_STAT9_PRTN_OVERSZ 0x00000000ffffffffULL
/*
* PIP_STAT_INB_PKTN
*/
#define PIP_STAT_INB_PKTSN 0xffffffff00000000ULL
#define PIP_STAT_INB_PKTSN_PKTS 0x00000000ffffffffULL
/*
* PIP_STAT_INB_OCTSN
*/
#define PIP_STAT_INB_OCTSN 0xffff000000000000ULL
#define PIP_STAT_INB_OCTSN_OCTS 0x0000ffffffffffffULL
/*
* PIP_STAT_INB_ERRS
*/
#define PIP_STAT_INB_ERRSN 0xffffffffffff0000ULL
#define PIP_STAT_INB_ERRSN_OCTS 0x000000000000ffffULL
/*
* Work-Queue Entry Format
*/
/* WORD0 */
#define PIP_WQE_WORD0_HW_CSUM 0xffff000000000000ULL
#define PIP_WQE_WORD0_47_40 0x0000ff0000000000ULL
#define PIP_WQE_WORD0_POW_NEXT_PTR 0x000000ffffffffffULL
/* WORD 1 */
#define PIP_WQE_WORD1_LEN 0xffff000000000000ULL
#define PIP_WQE_WORD1_IPRT 0x0000fc0000000000ULL
#define PIP_WQE_WORD1_QOS 0x0000038000000000ULL
#define PIP_WQE_WORD1_GRP 0x0000007800000000ULL
#define PIP_WQE_WORD1_TT 0x0000000700000000ULL
#define PIP_WQE_WORD1_TAG 0x00000000ffffffffULL
/* WORD 2 */
#define PIP_WQE_WORD2_RAWFULL_BUFS 0xff00000000000000ULL
#define PIP_WQE_WORD2_RAWFULL_PIP_RAW_WORD 0x00ffffffffffffffULL
#define PIP_WQE_WORD2_IP_BUFS 0xff00000000000000ULL
#define PIP_WQE_WORD2_IP_OFFSET 0x00ff000000000000ULL
#define PIP_WQE_WORD2_IP_OFFSET_SHIFT 48
#define PIP_WQE_WORD2_IP_VV 0x0000800000000000ULL
#define PIP_WQE_WORD2_IP_VS 0x0000400000000000ULL
#define PIP_WQE_WORD2_IP_45 0x0000200000000000ULL
#define PIP_WQE_WORD2_IP_VC 0x0000100000000000ULL
#define PIP_WQE_WORD2_IP_VLAN_ID 0x00000fff00000000ULL
#define PIP_WQE_WORD2_IP_31_20 0x00000000fff00000ULL
#define PIP_WQE_WORD2_IP_CO 0x0000000000080000ULL
#define PIP_WQE_WORD2_IP_TU 0x0000000000040000ULL
#define PIP_WQE_WORD2_IP_SE 0x0000000000020000ULL
#define PIP_WQE_WORD2_IP_V6 0x0000000000010000ULL
#define PIP_WQE_WORD2_IP_15 0x0000000000008000ULL
#define PIP_WQE_WORD2_IP_LE 0x0000000000004000ULL
#define PIP_WQE_WORD2_IP_FR 0x0000000000002000ULL
#define PIP_WQE_WORD2_IP_IE 0x0000000000001000ULL
#define PIP_WQE_WORD2_IP_B 0x0000000000000800ULL
#define PIP_WQE_WORD2_IP_M 0x0000000000000400ULL
#define PIP_WQE_WORD2_IP_NI 0x0000000000000200ULL
#define PIP_WQE_WORD2_IP_RE 0x0000000000000100ULL
#define PIP_WQE_WORD2_IP_OPECODE 0x00000000000000ffULL
#define PIP_WQE_WORD2_NOIP_BUFS 0xff00000000000000ULL
#define PIP_WQE_WORD2_NOIP_55_48 0x00ff000000000000ULL
#define PIP_WQE_WORD2_NOIP_VV 0x0000800000000000ULL
#define PIP_WQE_WORD2_NOIP_VS 0x0000400000000000ULL
#define PIP_WQE_WORD2_NOIP_45 0x0000200000000000ULL
#define PIP_WQE_WORD2_NOIP_VC 0x0000100000000000ULL
#define PIP_WQE_WORD2_NOIP_VLAN_ID 0x00000fff00000000ULL
#define PIP_WQE_WORD2_NOIP_31_14 0x00000000ffffc000ULL
#define PIP_WQE_WORD2_NOIP_IR 0x0000000000002000ULL
#define PIP_WQE_WORD2_NOIP_IA 0x0000000000001000ULL
#define PIP_WQE_WORD2_NOIP_B 0x0000000000000800ULL
#define PIP_WQE_WORD2_NOIP_M 0x0000000000000400ULL
#define PIP_WQE_WORD2_NOIP_NI 0x0000000000000200ULL
#define PIP_WQE_WORD2_NOIP_RE 0x0000000000000100ULL
#define PIP_WQE_WORD2_NOIP_OPECODE 0x00000000000000ffULL
/* WORD 3 */
#define PIP_WQE_WORD3_63 0x8000000000000000ULL
#define PIP_WQE_WORD3_BACK 0x7800000000000000ULL
#define PIP_WQE_WORD3_58_56 0x0700000000000000ULL
#define PIP_WQE_WORD3_SIZE 0x00ffff0000000000ULL
#define PIP_WQE_WORD3_ADDR 0x000000ffffffffffULL
/* opcode for WORD2[LE] */
#define PIP_WQE_WORD2_LE_OPCODE_MAL 1ULL
#define PIP_WQE_WORD2_LE_OPCODE_CSUM 2ULL
#define PIP_WQE_WORD2_LE_OPCODE_UDPLEN 3ULL
#define PIP_WQE_WORD2_LE_OPCODE_PORT 4ULL
#define PIP_WQE_WORD2_LE_OPCODE_XXX_5 5ULL
#define PIP_WQE_WORD2_LE_OPCODE_XXX_6 6ULL
#define PIP_WQE_WORD2_LE_OPCODE_XXX_7 7ULL
#define PIP_WQE_WORD2_LE_OPCODE_FINO 8ULL
#define PIP_WQE_WORD2_LE_OPCODE_NOFL 9ULL
#define PIP_WQE_WORD2_LE_OPCODE_FINRST 10ULL
#define PIP_WQE_WORD2_LE_OPCODE_SYNURG 11ULL
#define PIP_WQE_WORD2_LE_OPCODE_SYNRST 12ULL
#define PIP_WQE_WORD2_LE_OPCODE_SYNFIN 13ULL
/* opcode for WORD2[IE] */
#define PIP_WQE_WORD2_IE_OPCODE_NOTIP 1ULL
#define PIP_WQE_WORD2_IE_OPCODE_CSUM 2ULL
#define PIP_WQE_WORD2_IE_OPCODE_MALHDR 3ULL
#define PIP_WQE_WORD2_IE_OPCODE_MAL 4ULL
#define PIP_WQE_WORD2_IE_OPCODE_TTL 5ULL
#define PIP_WQE_WORD2_IE_OPCODE_OPT 6ULL
/* opcode for WORD2[RE] */
#define PIP_WQE_WORD2_RE_OPCODE_PARTIAL 1ULL
#define PIP_WQE_WORD2_RE_OPCODE_JABBER 2ULL
#define PIP_WQE_WORD2_RE_OPCODE_OVRRUN 3ULL
#define PIP_WQE_WORD2_RE_OPCODE_OVRSZ 4ULL
#define PIP_WQE_WORD2_RE_OPCODE_ALIGN 5ULL
#define PIP_WQE_WORD2_RE_OPCODE_FRAG 6ULL
#define PIP_WQE_WORD2_RE_OPCODE_GMXFCS 7ULL
#define PIP_WQE_WORD2_RE_OPCODE_UDRSZ 8ULL
#define PIP_WQE_WORD2_RE_OPCODE_EXTEND 9ULL
#define PIP_WQE_WORD2_RE_OPCODE_LENGTH 10ULL
#define PIP_WQE_WORD2_RE_OPCODE_MIIRX 11ULL
#define PIP_WQE_WORD2_RE_OPCODE_MIISKIP 12ULL
#define PIP_WQE_WORD2_RE_OPCODE_MIINBL 13ULL
#define PIP_WQE_WORD2_RE_OPCODE_XXX_14 14ULL
#define PIP_WQE_WORD2_RE_OPCODE_XXX_15 15ULL
#define PIP_WQE_WORD2_RE_OPCODE_XXX_16 16ULL
#define PIP_WQE_WORD2_RE_OPCODE_SKIP 17ULL
#define PIP_WQE_WORD2_RE_OPCODE_L2MAL 18ULL
/* XXX backward compatibility */
#define PIP_OVER_ERR PIP_WQE_WORD2_RE_OPCODE_OVRRUN
#define PIP_GMX_FCS_ERR PIP_WQE_WORD2_RE_OPCODE_GMXFCS
#define PIP_ALIGN_ERR PIP_WQE_WORD2_RE_OPCODE_ALIGN
#define PIP_BIST_STATUS_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x12\x2e" "63_13\0" \
"f\x00\x12" "BIST\0"
#define PIP_INT_REG_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x09\x37" "63_9\0" \
"b\x08" "BEPERR\0" \
"b\x07" "FEPERR\0" \
"b\x06" "6\0" \
"b\x05" "SKPRUNT\0" \
"b\x04" "BADTAG\0" \
"b\x03" "PRTNXA\0" \
"f\x01\x02" "2_1\0" \
"b\x00" "PKTDRP\0"
#define PIP_INT_EN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x09\x37" "63_9\0" \
"b\x08" "BEPERR\0" \
"b\x07" "FEPERR\0" \
"b\x06" "6\0" \
"b\x05" "SKPRUNT\0" \
"b\x04" "BADTAG\0" \
"b\x03" "PRTNXA\0" \
"f\x01\x02" "2_1\0" \
"b\x00" "PKTDRP\0"
#define PIP_STAT_CTL_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x01\x3f" "63_1\0" \
"b\x00" "RDCLR\0"
#define PIP_GBL_CTL_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x11\x2f" "63_17\0" \
"b\x10" "IGNRS\0" \
"b\x0f" "VS_WQE\0" \
"b\x0e" "VS_QOS\0" \
"b\x0d" "L2MAL\0" \
"b\x0c" "TCP_FLAG\0" \
"b\x0b" "L4_LEN\0" \
"b\x0a" "L4_CHK\0" \
"b\x09" "L4_PRT\0" \
"b\x08" "L4_MAL\0" \
"f\x06\x02" "7_6\0" \
"f\x04\x02" "IP6_EEXT\0" \
"b\x03" "IP4_OPTS\0" \
"b\x02" "IP_HOP\0" \
"b\x01" "IP_MAL\0" \
"b\x00" "IP_CHK\0"
#define PIP_GBL_CFG_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x13\x2d" "63_19\0" \
"b\x12" "TAG_SYN\0" \
"b\x11" "IP6_UDP\0" \
"b\x10" "MAX_L2\0" \
"f\x0b\x05" "15_11\0" \
"f\x08\x03" "RAW_SHF\0" \
"f\x03\x05" "7_3\0" \
"f\x00\x03" "NIP_SHF\0"
#define PIP_SOFT_RST_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
#define PIP_IP_OFFSET_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x03\x3d" "63_3\0" \
"f\x00\x03" "MASK_OFFSET\0"
#define PIP_TAG_SECRET_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "63_3\0" \
"f\x10\x10" "DST\0" \
"f\x00\x10" "SRC\0"
#define PIP_TAG_MASK_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x10\x30" "63_16\0" \
"f\x00\x10" "MASK\0"
#define PIP_DEC_IPSECN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x12\x2e" "63_18\0" \
"b\x11" "TCP\0" \
"b\x10" "UDP\0" \
"f\x00\x10" "DPRT\0"
#define PIP_DEC_IPSEC0_BITS PIP_DEC_IPSECN_BITS
#define PIP_DEC_IPSEC1_BITS PIP_DEC_IPSECN_BITS
#define PIP_DEC_IPSEC2_BITS PIP_DEC_IPSECN_BITS
#define PIP_DEC_IPSEC3_BITS PIP_DEC_IPSECN_BITS
#define PIP_RAW_WORD_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x38\x08" "63_56\0" \
"f\x00\x38" "WORD\0"
#define PIP_QOS_VLANN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
#define PIP_QOS_VLAN0_BITS PIP_QOS_VLANN_BITS
#define PIP_QOS_VLAN1_BITS PIP_QOS_VLANN_BITS
#define PIP_QOS_VLAN2_BITS PIP_QOS_VLANN_BITS
#define PIP_QOS_VLAN3_BITS PIP_QOS_VLANN_BITS
#define PIP_QOS_VLAN4_BITS PIP_QOS_VLANN_BITS
#define PIP_QOS_VLAN5_BITS PIP_QOS_VLANN_BITS
#define PIP_QOS_VLAN6_BITS PIP_QOS_VLANN_BITS
#define PIP_QOS_VLAN7_BITS PIP_QOS_VLANN_BITS
#define PIP_QOS_WATCHN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x30\x10" "63_48\0" \
"f\x20\x10" "MASK\0" \
"f\x1c\x04" "31_28\0" \
"f\x18\x04" "GRP\0" \
"b\x17" "23\0" \
"f\x14\x03" "WATCHER\0" \
"f\x12\x02" "19_18\0" \
"f\x10\x02" "TYPE\0" \
"f\x00\x10" "15_0\0"
#define PIP_QOS_WATCH0_BITS PIP_QOS_WATCHN_BITS
#define PIP_QOS_WATCH1_BITS PIP_QOS_WATCHN_BITS
#define PIP_QOS_WATCH2_BITS PIP_QOS_WATCHN_BITS
#define PIP_QOS_WATCH3_BITS PIP_QOS_WATCHN_BITS
#define PIP_PRT_CFGN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x25\x1b" "63_37\0" \
"b\x24" "RAWDRP\0" \
"f\x22\x02" "TAG_INC\0" \
"b\x21" "DYN_RS\0" \
"b\x20" "INST_HDR\0" \
"f\x1c\x04" "GRP_WAT\0" \
"b\x1b" "27\0" \
"f\x18\x03" "QOS\0" \
"f\x14\x04" "QOS_WAT\0" \
"b\x13" "19\0" \
"b\x12" "SPARE\0" \
"b\x11" "QOS_DIFF\0" \
"b\x10" "QOS_VLAN\0" \
"f\x0d\x03" "15_13\0" \
"b\x0c" "CRC_EN\0" \
"f\x0a\x02" "11_10\0" \
"f\x08\x02" "MODE\0" \
"b\x07" "7\0" \
"f\x00\x07" "SKIP\0"
#define PIP_PRT_CFG0_BITS PIP_PRT_CFGN_BITS
#define PIP_PRT_CFG1_BITS PIP_PRT_CFGN_BITS
#define PIP_PRT_CFG2_BITS PIP_PRT_CFGN_BITS
#define PIP_PRT_CFG32_BITS PIP_PRT_CFGN_BITS
#define PIP_PRT_TAGN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x28\x18" "63_40\0" \
"f\x24\x04" "GRPTAGBASE\0" \
"f\x20\x04" "GRPTAGMASK\0" \
"b\x1f" "GRPTAG\0" \
"b\x1e" "SPARE\0" \
"f\x1c\x02" "TAG_MODE\0" \
"f\x1a\x02" "INC_VS\0" \
"b\x19" "INC_VLAN\0" \
"b\x18" "INC_PRT\0" \
"b\x17" "IP6_DPRT\0" \
"b\x16" "IP4_DPRT\0" \
"b\x15" "IP6_SPRT\0" \
"b\x14" "IP4_SPRT\0" \
"b\x13" "IP6_NXTH\0" \
"b\x12" "IP4_PCTL\0" \
"b\x11" "IP6_DST\0" \
"b\x10" "IP4_SRC\0" \
"b\x0f" "IP6_SRC\0" \
"b\x0e" "IP4_DST\0" \
"f\x0c\x02" "TCP6_TAG\0" \
"f\x0a\x02" "TCP4_TAG\0" \
"f\x08\x02" "IP6_TAG\0" \
"f\x06\x02" "IP4_TAG\0" \
"f\x04\x02" "NON_TAG\0" \
"f\x00\x04" "GRP\0"
#define PIP_PRT_TAG0_BITS PIP_PRT_TAGN_BITS
#define PIP_PRT_TAG1_BITS PIP_PRT_TAGN_BITS
#define PIP_PRT_TAG2_BITS PIP_PRT_TAGN_BITS
#define PIP_PRT_TAG32_BITS PIP_PRT_TAGN_BITS
/* PIP_QOS_DIFF[0-63] */
#define PIP_STAT0_PRTN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "DRP_PKTS\0" \
"f\x00\x20" "DRP_OCTS\0"
#define PIP_STAT0_PRT0_BITS PIP_STAT0_PRTN_BITS
#define PIP_STAT0_PRT1_BITS PIP_STAT0_PRTN_BITS
#define PIP_STAT0_PRT2_BITS PIP_STAT0_PRTN_BITS
#define PIP_STAT0_PRT32_BITS PIP_STAT0_PRTN_BITS
#define PIP_STAT1_PRTN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x30\x10" "63_48\0" \
"f\x00\x30" "OCTS\0"
#define PIP_STAT1_PRT0_BITS PIP_STAT1_PRTN_BITS
#define PIP_STAT1_PRT1_BITS PIP_STAT1_PRTN_BITS
#define PIP_STAT1_PRT2_BITS PIP_STAT1_PRTN_BITS
#define PIP_STAT1_PRT32_BITS PIP_STAT1_PRTN_BITS
#define PIP_STAT2_PRTN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "PKTS\0" \
"f\x00\x20" "RAW\0"
#define PIP_STAT2_PRT0_BITS PIP_STAT2_PRTN_BITS
#define PIP_STAT2_PRT1_BITS PIP_STAT2_PRTN_BITS
#define PIP_STAT2_PRT2_BITS PIP_STAT2_PRTN_BITS
#define PIP_STAT2_PRT32_BITS PIP_STAT2_PRTN_BITS
#define PIP_STAT3_PRTN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "BCST\0" \
"f\x00\x20" "MCST\0"
#define PIP_STAT3_PRT0_BITS PIP_STAT3_PRTN_BITS
#define PIP_STAT3_PRT1_BITS PIP_STAT3_PRTN_BITS
#define PIP_STAT3_PRT2_BITS PIP_STAT3_PRTN_BITS
#define PIP_STAT3_PRT32_BITS PIP_STAT3_PRTN_BITS
#define PIP_STAT4_PRTN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "H65TO127\0" \
"f\x00\x20" "H64\0"
#define PIP_STAT4_PRT0_BITS PIP_STAT4_PRTN_BITS
#define PIP_STAT4_PRT1_BITS PIP_STAT4_PRTN_BITS
#define PIP_STAT4_PRT2_BITS PIP_STAT4_PRTN_BITS
#define PIP_STAT4_PRT32_BITS PIP_STAT4_PRTN_BITS
#define PIP_STAT5_PRTN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "H256TO511\0" \
"f\x00\x20" "H128TO255\0"
#define PIP_STAT5_PRT0_BITS PIP_STAT5_PRTN_BITS
#define PIP_STAT5_PRT1_BITS PIP_STAT5_PRTN_BITS
#define PIP_STAT5_PRT2_BITS PIP_STAT5_PRTN_BITS
#define PIP_STAT5_PRT32_BITS PIP_STAT5_PRTN_BITS
#define PIP_STAT6_PRTN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "H1024TO1518\0" \
"f\x00\x20" "H512TO1023\0"
#define PIP_STAT6_PRT0_BITS PIP_STAT6_PRTN_BITS
#define PIP_STAT6_PRT1_BITS PIP_STAT6_PRTN_BITS
#define PIP_STAT6_PRT2_BITS PIP_STAT6_PRTN_BITS
#define PIP_STAT6_PRT32_BITS PIP_STAT6_PRTN_BITS
#define PIP_STAT7_PRTN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "FCS\0" \
"f\x00\x20" "H1519\0"
#define PIP_STAT7_PRT0_BITS PIP_STAT7_PRTN_BITS
#define PIP_STAT7_PRT1_BITS PIP_STAT7_PRTN_BITS
#define PIP_STAT7_PRT2_BITS PIP_STAT7_PRTN_BITS
#define PIP_STAT7_PRT32_BITS PIP_STAT7_PRTN_BITS
#define PIP_STAT8_PRTN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "FRAG\0" \
"f\x00\x20" "UNDERSZ\0"
#define PIP_STAT8_PRT0_BITS PIP_STAT8_PRTN_BITS
#define PIP_STAT8_PRT1_BITS PIP_STAT8_PRTN_BITS
#define PIP_STAT8_PRT2_BITS PIP_STAT8_PRTN_BITS
#define PIP_STAT8_PRT32_BITS PIP_STAT8_PRTN_BITS
#define PIP_STAT9_PRTN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "JABBER\0" \
"f\x00\x20" "OVERSZ\0"
#define PIP_STAT9_PRT0_BITS PIP_STAT9_PRTN_BITS
#define PIP_STAT9_PRT1_BITS PIP_STAT9_PRTN_BITS
#define PIP_STAT9_PRT2_BITS PIP_STAT9_PRTN_BITS
#define PIP_STAT9_PRT32_BITS PIP_STAT9_PRTN_BITS
/* PIP_TAG_INC[0-63] */
#define PIP_STAT_INB_PKTSN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x20\x20" "PIP_STAT_INB_PKTSN\0" \
"f\x00\x20" "PKTS\0"
#define PIP_STAT_INB_PKTS0_BITS PIP_STAT_INB_PKTSN_BITS
#define PIP_STAT_INB_PKTS1_BITS PIP_STAT_INB_PKTSN_BITS
#define PIP_STAT_INB_PKTS2_BITS PIP_STAT_INB_PKTSN_BITS
#define PIP_STAT_INB_PKTS32_BITS PIP_STAT_INB_PKTSN_BITS
#define PIP_STAT_INB_OCTSN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x30\x10" "PIP_STAT_INB_OCTSN\0" \
"f\x00\x30" "OCTS\0"
#define PIP_STAT_INB_OCTS0_BITS PIP_STAT_INB_OCTSN_BITS
#define PIP_STAT_INB_OCTS1_BITS PIP_STAT_INB_OCTSN_BITS
#define PIP_STAT_INB_OCTS2_BITS PIP_STAT_INB_OCTSN_BITS
#define PIP_STAT_INB_OCTS32_BITS PIP_STAT_INB_OCTSN_BITS
#define PIP_STAT_INB_ERRSN_BITS \
"\177" /* new format */ \
"\177" /* seil ext */ \
"\020" /* hex display */ \
"\020" /* %016x format */ \
"f\x10\x30" "PIP_STAT_INB_ERRSN\0" \
"f\x00\x10" "OCTS\0"
#define PIP_STAT_INB_ERRS0_BITS PIP_STAT_INB_ERRSN_BITS
#define PIP_STAT_INB_ERRS1_BITS PIP_STAT_INB_ERRSN_BITS
#define PIP_STAT_INB_ERRS2_BITS PIP_STAT_INB_ERRSN_BITS
#define PIP_STAT_INB_ERRS32_BITS PIP_STAT_INB_ERRSN_BITS
#endif /* _CN30XXPIPREG_H_ */
|
