1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
|
/* $OpenBSD: atomic.h,v 1.11 2017/05/12 08:47:48 mpi Exp $ */
/*
* Copyright (c) 2015 Martin Pieuchot
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#ifndef _POWERPC_ATOMIC_H_
#define _POWERPC_ATOMIC_H_
#if defined(_KERNEL)
static __inline void
atomic_setbits_int(volatile unsigned int *uip, unsigned int v)
{
unsigned int tmp;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" or %0, %1, %0 \n"
" stwcx. %0, 0, %2 \n"
" bne- 1b \n"
" sync" : "=&r" (tmp) : "r" (v), "r" (uip) : "cc", "memory");
}
static __inline void
atomic_clearbits_int(volatile unsigned int *uip, unsigned int v)
{
unsigned int tmp;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" andc %0, %0, %1 \n"
" stwcx. %0, 0, %2 \n"
" bne- 1b \n"
" sync" : "=&r" (tmp) : "r" (v), "r" (uip) : "cc", "memory");
}
#endif /* defined(_KERNEL) */
static inline unsigned int
_atomic_cas_uint(volatile unsigned int *p, unsigned int o, unsigned int n)
{
unsigned int rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" cmpw 0, %0, %4 \n"
" bne- 2f \n"
" stwcx. %3, 0, %2 \n"
" bne- 1b \n"
"2: \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "r" (n), "r" (o)
: "cc");
return (rv);
}
#define atomic_cas_uint(_p, _o, _n) _atomic_cas_uint((_p), (_o), (_n))
static inline unsigned long
_atomic_cas_ulong(volatile unsigned long *p, unsigned long o, unsigned long n)
{
unsigned long rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" cmpw 0, %0, %4 \n"
" bne- 2f \n"
" stwcx. %3, 0, %2 \n"
" bne- 1b \n"
"2: \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "r" (n), "r" (o)
: "cc");
return (rv);
}
#define atomic_cas_ulong(_p, _o, _n) _atomic_cas_ulong((_p), (_o), (_n))
static inline void *
_atomic_cas_ptr(volatile void *pp, void *o, void *n)
{
void * volatile *p = pp;
void *rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" cmpw 0, %0, %4 \n"
" bne- 2f \n"
" stwcx. %3, 0, %2 \n"
" bne- 1b \n"
"2: \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "r" (n), "r" (o)
: "cc");
return (rv);
}
#define atomic_cas_ptr(_p, _o, _n) _atomic_cas_ptr((_p), (_o), (_n))
static inline unsigned int
_atomic_swap_uint(volatile unsigned int *p, unsigned int v)
{
unsigned int rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" stwcx. %3, 0, %2 \n"
" bne- 1b \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "r" (v)
: "cc");
return (rv);
}
#define atomic_swap_uint(_p, _v) _atomic_swap_uint((_p), (_v))
static inline unsigned long
_atomic_swap_ulong(volatile unsigned long *p, unsigned long v)
{
unsigned long rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" stwcx. %3, 0, %2 \n"
" bne- 1b \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "r" (v)
: "cc");
return (rv);
}
#define atomic_swap_ulong(_p, _v) _atomic_swap_ulong((_p), (_v))
static inline void *
_atomic_swap_ptr(volatile void *pp, void *v)
{
void * volatile *p = pp;
void *rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" stwcx. %3, 0, %2 \n"
" bne- 1b \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "r" (v)
: "cc");
return (rv);
}
#define atomic_swap_ptr(_p, _v) _atomic_swap_ptr((_p), (_v))
static inline unsigned int
_atomic_add_int_nv(volatile unsigned int *p, unsigned int v)
{
unsigned int rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" add %0, %3, %0 \n"
" stwcx. %0, 0, %2 \n"
" bne- 1b \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "r" (v)
: "cc", "xer");
return (rv);
}
#define atomic_add_int_nv(_p, _v) _atomic_add_int_nv((_p), (_v))
static inline unsigned long
_atomic_add_long_nv(volatile unsigned long *p, unsigned long v)
{
unsigned long rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" add %0, %3, %0 \n"
" stwcx. %0, 0, %2 \n"
" bne- 1b \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "r" (v)
: "cc", "xer");
return (rv);
}
#define atomic_add_long_nv(_p, _v) _atomic_add_long_nv((_p), (_v))
static inline unsigned int
_atomic_sub_int_nv(volatile unsigned int *p, unsigned int v)
{
unsigned int rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" subf %0, %3, %0 \n"
" stwcx. %0, 0, %2 \n"
" bne- 1b \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "r" (v)
: "cc", "xer");
return (rv);
}
#define atomic_sub_int_nv(_p, _v) _atomic_sub_int_nv((_p), (_v))
static inline unsigned long
_atomic_sub_long_nv(volatile unsigned long *p, unsigned long v)
{
unsigned long rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" subf %0, %3, %0 \n"
" stwcx. %0, 0, %2 \n"
" bne- 1b \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "r" (v)
: "cc", "xer");
return (rv);
}
#define atomic_sub_long_nv(_p, _v) _atomic_sub_long_nv((_p), (_v))
static inline unsigned int
_atomic_addic_int_nv(volatile unsigned int *p, unsigned int v)
{
unsigned int rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" addic %0, %0, %3 \n"
" stwcx. %0, 0, %2 \n"
" bne- 1b \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "n" (v)
: "cc", "xer");
return (rv);
}
#define atomic_inc_int_nv(_p) _atomic_addic_int_nv((_p), 1)
#define atomic_dec_int_nv(_p) _atomic_addic_int_nv((_p), -1)
static inline unsigned long
_atomic_addic_long_nv(volatile unsigned long *p, unsigned long v)
{
unsigned long rv;
__asm volatile (
"1: lwarx %0, 0, %2 \n"
" addic %0, %0, %3 \n"
" stwcx. %0, 0, %2 \n"
" bne- 1b \n"
: "=&r" (rv), "+m" (*p)
: "r" (p), "n" (v)
: "cc", "xer");
return (rv);
}
#define atomic_inc_long_nv(_p) _atomic_addic_long_nv((_p), 1)
#define atomic_dec_long_nv(_p) _atomic_addic_long_nv((_p), -1)
#define __membar(_f) do { __asm __volatile(_f ::: "memory"); } while (0)
#if defined(MULTIPROCESSOR) || !defined(_KERNEL)
#define membar_enter() __membar("isync")
#define membar_exit() __membar("sync")
#define membar_producer() __membar("sync")
#define membar_consumer() __membar("isync")
#define membar_sync() __membar("sync")
#else
#define membar_enter() __membar("")
#define membar_exit() __membar("")
#define membar_producer() __membar("")
#define membar_consumer() __membar("")
#define membar_sync() __membar("")
#endif
#endif /* _POWERPC_ATOMIC_H_ */
|
