1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
|
/* $OpenBSD: pmap.h,v 1.39 2005/10/03 02:18:50 drahn Exp $ */
/* $NetBSD: pmap.h,v 1.1 1996/09/30 16:34:29 ws Exp $ */
/*-
* Copyright (C) 1995, 1996 Wolfgang Solfrank.
* Copyright (C) 1995, 1996 TooLs GmbH.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by TooLs GmbH.
* 4. The name of TooLs GmbH may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY TOOLS GMBH ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _POWERPC_PMAP_H_
#define _POWERPC_PMAP_H_
#include <machine/pte.h>
/*
* Segment registers
*/
#ifndef _LOCORE
typedef u_int sr_t;
#endif /* _LOCORE */
#define SR_TYPE 0x80000000
#define SR_SUKEY 0x40000000
#define SR_PRKEY 0x20000000
#define SR_NOEXEC 0x10000000
#define SR_VSID 0x00ffffff
/*
* bit
* 3 2 2 2 2 1 1 1 1 1 0
* 1 8 7 4 0 9 6 5 2 1 0
* |XXXX|XXXX XXXX|XXXX XXXX|XXXX XXXX XXXX
*
* bits 28 - 31 contain SR
* bits 20 - 27 contain L1 for VtoP translation
* bits 12 - 19 contain L2 for VtoP translation
* bits 0 - 11 contain page offset
*/
#ifndef _LOCORE
/* V->P mapping data */
#define VP_SR_SIZE 16
#define VP_SR_MASK (VP_SR_SIZE-1)
#define VP_SR_POS 28
#define VP_IDX1_SIZE 256
#define VP_IDX1_MASK (VP_IDX1_SIZE-1)
#define VP_IDX1_POS 20
#define VP_IDX2_SIZE 256
#define VP_IDX2_MASK (VP_IDX2_SIZE-1)
#define VP_IDX2_POS 12
/* functions used by the bus layer for device accesses */
void pmap_kenter_cache(vaddr_t va, paddr_t pa, vm_prot_t prot, int cacheable);
void pmap_kremove_pg(vaddr_t va);
/* cache flags */
#define PMAP_CACHE_DEFAULT 0 /* WB cache managed mem, devices not */
#define PMAP_CACHE_CI 1 /* cache inhibit */
#define PMAP_CACHE_WT 2 /* writethru */
#define PMAP_CACHE_WB 3 /* writeback */
/*
* Pmap stuff
*/
struct pmap {
sr_t pm_sr[16]; /* segments used in this pmap */
struct pmapvp *pm_vp[VP_SR_SIZE]; /* virtual to physical table */
u_int32_t pm_exec[16]; /* segments used in this pmap */
int pm_refs; /* ref count */
struct pmap_statistics pm_stats; /* pmap statistics */
};
typedef struct pmap *pmap_t;
#ifdef _KERNEL
extern struct pmap kernel_pmap_;
#define pmap_kernel() (&kernel_pmap_)
boolean_t pteclrbits(paddr_t pa, u_int mask, u_int clear);
#define pmap_clear_modify(page) \
(pteclrbits(VM_PAGE_TO_PHYS(page), PTE_CHG_32, TRUE))
#define pmap_clear_reference(page) \
(pteclrbits(VM_PAGE_TO_PHYS(page), PTE_REF_32, TRUE))
#define pmap_is_modified(page) \
(pteclrbits(VM_PAGE_TO_PHYS(page), PTE_CHG_32, FALSE))
#define pmap_is_referenced(page) \
(pteclrbits(VM_PAGE_TO_PHYS(page), PTE_REF_32, FALSE))
#define pmap_unwire(pm, va)
#define pmap_phys_address(x) (x)
#define pmap_update(pmap) /* nothing (yet) */
#define pmap_resident_count(pmap) ((pmap)->pm_stats.resident_count)
/*
* Alternate mapping methods for pool.
* Really simple. 0x0->0x80000000 contain 1->1 mappings of the physical
* memory. - XXX
*/
#define pmap_map_direct(pg) ((vaddr_t)VM_PAGE_TO_PHYS(pg))
#define pmap_unmap_direct(va) PHYS_TO_VM_PAGE((paddr_t)va)
#define __HAVE_PMAP_DIRECT
void pmap_bootstrap(u_int kernelstart, u_int kernelend);
void pmap_pinit(struct pmap *);
void pmap_release(struct pmap *);
void pmap_real_memory(vm_offset_t *start, vm_size_t *size);
void switchexit(struct proc *);
int pte_spill_v(struct pmap *pm, u_int32_t va, u_int32_t dsisr, int exec_fault);
#define pmap_copy(dst_pmap, src_pmap, dst_addr, len, src_addr) ;
void pmap_proc_iflush(struct proc *proc, vaddr_t va, vsize_t len);
#define pmap_unuse_final(p) /* nothing */
#endif /* _KERNEL */
#endif /* _LOCORE */
#endif /* _POWERPC_PMAP_H_ */
|
