1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
|
/* $OpenBSD: locore.h,v 1.1 2006/10/06 21:02:55 miod Exp $ */
/* $NetBSD: locore.h,v 1.11 2006/01/23 22:32:50 uwe Exp $ */
/*-
* Copyright (c) 2002 The NetBSD Foundation, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the NetBSD
* Foundation, Inc. and its contributors.
* 4. Neither the name of The NetBSD Foundation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#if defined(SH3) && defined(SH4)
#define MOV(x, r) mov.l .L_/**/x, r; mov.l @r, r
#define REG_SYMBOL(x) .L_/**/x: .long _C_LABEL(__sh_/**/x)
#define FUNC_SYMBOL(x) .L_/**/x: .long _C_LABEL(__sh_/**/x)
#elif defined(SH3)
#define MOV(x, r) mov.l .L_/**/x, r
#define REG_SYMBOL(x) .L_/**/x: .long SH3_/**/x
#define FUNC_SYMBOL(x) .L_/**/x: .long _C_LABEL(sh3_/**/x)
#elif defined(SH4)
#define MOV(x, r) mov.l .L_/**/x, r
#define REG_SYMBOL(x) .L_/**/x: .long SH4_/**/x
#define FUNC_SYMBOL(x) .L_/**/x: .long _C_LABEL(sh4_/**/x)
#endif /* SH3 && SH4 */
/*
* BANK1 r7 contains kernel stack top address.
* BANK1 r6 conatins current frame pointer. (per process)
*/
/*
* __EXCEPTION_ENTRY:
* + setup stack pointer
* + save all register to frame. (struct trapframe)
* + setup kernel stack.
* + change bank from 1 to 0
* + set BANK0 (r4, r5, r6) = (ssr, spc, ssp)
*/
#define __EXCEPTION_ENTRY ;\
/* Check kernel/user mode. */ ;\
mov #0x40, r3 ;\
swap.b r3, r3 ;\
stc ssr, r2 ;\
swap.w r3, r3 /* r3 = 0x40000000 */ ;\
mov r2, r0 /* r2 = r0 = SSR */ ;\
and r3, r0 ;\
tst r0, r0 /* if (SSR.MD == 0) T = 1 */ ;\
mov r14, r1 ;\
mov r6, r14 /* frame pointer */ ;\
bf/s 1f /* T==0 ...Exception from kernel mode */;\
mov r15, r0 ;\
/* Exception from user mode */ ;\
mov r7, r15 /* change to kernel stack */ ;\
1: ;\
/* Save registers */ ;\
mov.l r1, @-r14 /* tf_r14 */ ;\
mov.l r0, @-r14 /* tf_r15 */ ;\
stc.l r0_bank,@-r14 /* tf_r0 */ ;\
stc.l r1_bank,@-r14 /* tf_r1 */ ;\
stc.l r2_bank,@-r14 /* tf_r2 */ ;\
stc.l r3_bank,@-r14 /* tf_r3 */ ;\
stc.l r4_bank,@-r14 /* tf_r4 */ ;\
stc.l r5_bank,@-r14 /* tf_r5 */ ;\
stc.l r6_bank,@-r14 /* tf_r6 */ ;\
stc.l r7_bank,@-r14 /* tf_r7 */ ;\
mov.l r8, @-r14 /* tf_r8 */ ;\
mov.l r9, @-r14 /* tf_r9 */ ;\
mov.l r10, @-r14 /* tf_r10 */ ;\
mov.l r11, @-r14 /* tf_r11 */ ;\
mov.l r12, @-r14 /* tf_r12 */ ;\
mov.l r13, @-r14 /* tf_r13 */ ;\
sts.l pr, @-r14 /* tf_pr */ ;\
sts.l mach, @-r14 /* tf_mach*/ ;\
sts.l macl, @-r14 /* tf_macl*/ ;\
mov.l r2, @-r14 /* tf_ssr */ ;\
stc.l spc, @-r14 /* tf_spc */ ;\
add #-8, r14 /* skip tf_ubc, tf_expevt */ ;\
mov r14, r6 /* store frame pointer */ ;\
/* Change register bank to 0 */ ;\
shlr r3 /* r3 = 0x20000000 */ ;\
stc sr, r1 /* r1 = SR */ ;\
not r3, r3 ;\
and r1, r3 ;\
ldc r3, sr /* SR.RB = 0 */ ;\
/* Set up argument. r4 = ssr, r5 = spc */ ;\
stc r2_bank,r4 ;\
stc spc, r5
/*
* __EXCEPTION_RETURN:
* + block exception
* + restore all register from stack.
* + rte.
*/
#define __EXCEPTION_RETURN ;\
mov #0x10, r0 ;\
swap.b r0, r0 ;\
swap.w r0, r0 /* r0 = 0x10000000 */ ;\
stc sr, r1 ;\
or r0, r1 ;\
ldc r1, sr /* SR.BL = 1 */ ;\
stc r6_bank,r0 ;\
mov r0, r14 ;\
add #TF_SIZE, r0 ;\
ldc r0, r6_bank /* roll up frame pointer */ ;\
add #8, r14 /* skip tf_expevt, tf_ubc */ ;\
mov.l @r14+, r0 /* tf_spc */ ;\
ldc r0, spc ;\
mov.l @r14+, r0 /* tf_ssr */ ;\
ldc r0, ssr ;\
lds.l @r14+, macl /* tf_macl*/ ;\
lds.l @r14+, mach /* tf_mach*/ ;\
lds.l @r14+, pr /* tf_pr */ ;\
mov.l @r14+, r13 /* tf_r13 */ ;\
mov.l @r14+, r12 /* tf_r12 */ ;\
mov.l @r14+, r11 /* tf_r11 */ ;\
mov.l @r14+, r10 /* tf_r10 */ ;\
mov.l @r14+, r9 /* tf_r9 */ ;\
mov.l @r14+, r8 /* tf_r8 */ ;\
mov.l @r14+, r7 /* tf_r7 */ ;\
mov.l @r14+, r6 /* tf_r6 */ ;\
mov.l @r14+, r5 /* tf_r5 */ ;\
mov.l @r14+, r4 /* tf_r4 */ ;\
mov.l @r14+, r3 /* tf_r3 */ ;\
mov.l @r14+, r2 /* tf_r2 */ ;\
mov.l @r14+, r1 /* tf_r1 */ ;\
mov.l @r14+, r0 /* tf_r0 */ ;\
mov.l @r14+ r15 /* tf_r15 */ ;\
mov.l @r14+, r14 /* tf_r14 */ ;\
rte ;\
nop
/*
* Macros to disable and enable exceptions (including interrupts).
* This modifies SR.BL
*/
#define __0x10 #0x10
#define __0x78 #0x78
#define __EXCEPTION_BLOCK(Rn, Rm) ;\
mov __0x10, Rn ;\
swap.b Rn, Rn ;\
swap.w Rn, Rn /* Rn = 0x10000000 */ ;\
stc sr, Rm ;\
or Rn, Rm ;\
ldc Rm, sr /* block exceptions */
#define __EXCEPTION_UNBLOCK(Rn, Rm) ;\
mov __0x10, Rn ;\
swap.b Rn, Rn ;\
swap.w Rn, Rn /* Rn = 0x10000000 */ ;\
not Rn, Rn ;\
stc sr, Rm ;\
and Rn, Rm ;\
ldc Rm, sr /* unblock exceptions */
/*
* Macros to disable and enable interrupts.
* This modifies SR.I[0-3]
*/
#define __INTR_MASK(Rn, Rm) ;\
mov __0x78, Rn ;\
shll Rn /* Rn = 0x000000f0 */ ;\
stc sr, Rm ;\
or Rn, Rm ;\
ldc Rm, sr /* mask all interrupt */
#define __INTR_UNMASK(Rn, Rm) ;\
mov __0x78, Rn ;\
shll Rn /* Rn = 0x000000f0 */ ;\
not Rn, Rn ;\
stc sr, Rm ;\
and Rn, Rm ;\
ldc Rm, sr /* unmask all interrupt */
#ifndef _LOCORE
void sh3_switch_setup(struct proc *);
void sh4_switch_setup(struct proc *);
void sh3_switch_resume(struct proc *);
void sh4_switch_resume(struct proc *);
extern void (*__sh_switch_resume)(struct proc *);
#endif /* !_LOCORE */
|
