1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
|
/* $OpenBSD: pmap.c,v 1.19 2011/08/09 20:21:44 miod Exp $ */
/* $NetBSD: pmap.c,v 1.55 2006/08/07 23:19:36 tsutsui Exp $ */
/*-
* Copyright (c) 2002 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by UCHIYAMA Yasushi.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/proc.h>
#include <sys/pool.h>
#include <sys/msgbuf.h>
#include <uvm/uvm.h>
#include <sh/mmu.h>
#include <sh/cache.h>
#ifdef DEBUG
#define STATIC
#else
#define STATIC static
#endif
#define __PMAP_PTP_SHIFT 22
#define __PMAP_PTP_TRUNC(va) \
(((va) + (1 << __PMAP_PTP_SHIFT) - 1) & ~((1 << __PMAP_PTP_SHIFT) - 1))
#define __PMAP_PTP_PG_N (PAGE_SIZE / sizeof(pt_entry_t))
#define __PMAP_PTP_INDEX(va) (((va) >> __PMAP_PTP_SHIFT) & (__PMAP_PTP_N - 1))
#define __PMAP_PTP_OFSET(va) ((va >> PGSHIFT) & (__PMAP_PTP_PG_N - 1))
struct pmap __pmap_kernel;
STATIC vaddr_t __pmap_kve; /* VA of last kernel virtual */
/* For the fast tlb miss handler */
pt_entry_t **curptd; /* p1 va of curlwp->...->pm_ptp */
/* pmap pool */
STATIC struct pool __pmap_pmap_pool;
/* pv_entry ops. */
struct pv_entry {
struct pmap *pv_pmap;
vaddr_t pv_va;
vm_prot_t pv_prot;
SLIST_ENTRY(pv_entry) pv_link;
};
#define __pmap_pv_alloc() pool_get(&__pmap_pv_pool, PR_NOWAIT)
#define __pmap_pv_free(pv) pool_put(&__pmap_pv_pool, (pv))
STATIC int __pmap_pv_enter(pmap_t, struct vm_page *, vaddr_t, vm_prot_t);
STATIC void __pmap_pv_remove(pmap_t, struct vm_page *, vaddr_t);
STATIC void *__pmap_pv_page_alloc(struct pool *, int, int *);
STATIC void __pmap_pv_page_free(struct pool *, void *);
STATIC struct pool __pmap_pv_pool;
STATIC struct pool_allocator pmap_pv_page_allocator = {
__pmap_pv_page_alloc, __pmap_pv_page_free, 0,
};
/* ASID ops. */
STATIC int __pmap_asid_alloc(void);
STATIC void __pmap_asid_free(int);
STATIC struct {
uint32_t map[8];
int hint; /* hint for next allocation */
} __pmap_asid;
/* page table entry ops. */
STATIC pt_entry_t *__pmap_pte_alloc(pmap_t, vaddr_t);
/* pmap_enter util */
STATIC boolean_t __pmap_map_change(pmap_t, vaddr_t, paddr_t, vm_prot_t,
pt_entry_t);
void
pmap_bootstrap()
{
/* Steal msgbuf area */
initmsgbuf((caddr_t)uvm_pageboot_alloc(MSGBUFSIZE), MSGBUFSIZE);
__pmap_kve = VM_MIN_KERNEL_ADDRESS;
pmap_kernel()->pm_refcnt = 1;
pmap_kernel()->pm_ptp = (pt_entry_t **)uvm_pageboot_alloc(PAGE_SIZE);
memset(pmap_kernel()->pm_ptp, 0, PAGE_SIZE);
/* Enable MMU */
sh_mmu_start();
/* Mask all interrupt */
_cpu_intr_suspend();
/* Enable exception for P3 access */
_cpu_exception_resume(0);
}
vaddr_t
pmap_steal_memory(vsize_t size, vaddr_t *vstart, vaddr_t *vend)
{
struct vm_physseg *bank;
int i, j, npage;
paddr_t pa;
vaddr_t va;
KDASSERT(!uvm.page_init_done);
size = round_page(size);
npage = atop(size);
for (i = 0, bank = &vm_physmem[i]; i < vm_nphysseg; i++, bank++)
if (npage <= bank->avail_end - bank->avail_start)
break;
KDASSERT(i != vm_nphysseg);
/* Steal pages */
bank->avail_end -= npage;
bank->end -= npage;
pa = ptoa(bank->avail_end);
/* GC memory bank */
if (bank->avail_start == bank->end) {
/* Remove this segment from the list. */
vm_nphysseg--;
KDASSERT(vm_nphysseg > 0);
for (j = i; i < vm_nphysseg; j++)
vm_physmem[j] = vm_physmem[j + 1];
}
va = SH3_PHYS_TO_P1SEG(pa);
memset((caddr_t)va, 0, size);
if (vstart)
*vstart = VM_MIN_KERNEL_ADDRESS;
if (vend)
*vend = VM_MAX_KERNEL_ADDRESS;
return (va);
}
vaddr_t
pmap_growkernel(vaddr_t maxkvaddr)
{
int i, n;
if (maxkvaddr <= __pmap_kve)
return (__pmap_kve);
i = __PMAP_PTP_INDEX(__pmap_kve - VM_MIN_KERNEL_ADDRESS);
__pmap_kve = __PMAP_PTP_TRUNC(maxkvaddr);
n = __PMAP_PTP_INDEX(__pmap_kve - VM_MIN_KERNEL_ADDRESS);
/* Allocate page table pages */
for (;i < n; i++) {
if (__pmap_kernel.pm_ptp[i] != NULL)
continue;
if (uvm.page_init_done) {
struct vm_page *pg = uvm_pagealloc(NULL, 0, NULL,
UVM_PGA_USERESERVE | UVM_PGA_ZERO);
if (pg == NULL)
goto error;
__pmap_kernel.pm_ptp[i] = (pt_entry_t *)
SH3_PHYS_TO_P1SEG(VM_PAGE_TO_PHYS(pg));
} else {
pt_entry_t *ptp = (pt_entry_t *)
uvm_pageboot_alloc(PAGE_SIZE);
if (ptp == NULL)
goto error;
__pmap_kernel.pm_ptp[i] = ptp;
memset(ptp, 0, PAGE_SIZE);
}
}
return (__pmap_kve);
error:
panic("pmap_growkernel: out of memory.");
/* NOTREACHED */
}
void
pmap_init()
{
/* Initialize pmap module */
pool_init(&__pmap_pmap_pool, sizeof(struct pmap), 0, 0, 0, "pmappl",
&pool_allocator_nointr);
pool_init(&__pmap_pv_pool, sizeof(struct pv_entry), 0, 0, 0, "pvpl",
&pmap_pv_page_allocator);
pool_setlowat(&__pmap_pv_pool, 16);
}
pmap_t
pmap_create()
{
pmap_t pmap;
struct vm_page *pg;
pmap = pool_get(&__pmap_pmap_pool, PR_WAITOK|PR_ZERO);
pmap->pm_asid = -1;
pmap->pm_refcnt = 1;
/* Allocate page table page holder (512 slot) */
while ((pg = uvm_pagealloc(NULL, 0, NULL,
UVM_PGA_USERESERVE | UVM_PGA_ZERO)) == NULL)
uvm_wait("pmap_create");
pmap->pm_ptp = (pt_entry_t **)SH3_PHYS_TO_P1SEG(VM_PAGE_TO_PHYS(pg));
return (pmap);
}
void
pmap_destroy(pmap_t pmap)
{
int i;
if (--pmap->pm_refcnt > 0)
return;
/* Deallocate all page table page */
for (i = 0; i < __PMAP_PTP_N; i++) {
vaddr_t va = (vaddr_t)pmap->pm_ptp[i];
if (va == 0)
continue;
#ifdef DEBUG /* Check no mapping exists. */
{
int j;
pt_entry_t *pte = (pt_entry_t *)va;
for (j = 0; j < __PMAP_PTP_PG_N; j++, pte++)
KDASSERT(*pte == 0);
}
#endif /* DEBUG */
/* Purge cache entry for next use of this page. */
if (SH_HAS_VIRTUAL_ALIAS)
sh_dcache_inv_range(va, PAGE_SIZE);
/* Free page table */
uvm_pagefree(PHYS_TO_VM_PAGE(SH3_P1SEG_TO_PHYS(va)));
}
/* Deallocate page table page holder */
if (SH_HAS_VIRTUAL_ALIAS)
sh_dcache_inv_range((vaddr_t)pmap->pm_ptp, PAGE_SIZE);
uvm_pagefree(PHYS_TO_VM_PAGE(SH3_P1SEG_TO_PHYS((vaddr_t)pmap->pm_ptp)));
/* Free ASID */
__pmap_asid_free(pmap->pm_asid);
pool_put(&__pmap_pmap_pool, pmap);
}
void
pmap_reference(pmap_t pmap)
{
pmap->pm_refcnt++;
}
void
pmap_activate(struct proc *p)
{
pmap_t pmap = p->p_vmspace->vm_map.pmap;
if (pmap->pm_asid == -1)
pmap->pm_asid = __pmap_asid_alloc();
KDASSERT(pmap->pm_asid >=0 && pmap->pm_asid < 256);
sh_tlb_set_asid(pmap->pm_asid);
curptd = pmap->pm_ptp;
}
int
pmap_enter(pmap_t pmap, vaddr_t va, paddr_t pa, vm_prot_t prot, int flags)
{
struct vm_page *pg;
struct vm_page_md *pvh;
pt_entry_t entry, *pte;
boolean_t kva = (pmap == pmap_kernel());
/* "flags" never exceed "prot" */
KDASSERT(prot != 0 && ((flags & VM_PROT_ALL) & ~prot) == 0);
pg = PHYS_TO_VM_PAGE(pa);
entry = (pa & PG_PPN) | PG_4K;
if (flags & PMAP_WIRED)
entry |= _PG_WIRED;
if (pg != NULL) { /* memory-space */
pvh = &pg->mdpage;
entry |= PG_C; /* always cached */
/* Modified/reference tracking */
if (flags & VM_PROT_WRITE) {
entry |= PG_V | PG_D;
pvh->pvh_flags |= PVH_MODIFIED | PVH_REFERENCED;
} else if (flags & VM_PROT_ALL) {
entry |= PG_V;
pvh->pvh_flags |= PVH_REFERENCED;
}
/* Protection */
if ((prot & VM_PROT_WRITE) && (pvh->pvh_flags & PVH_MODIFIED)) {
if (kva)
entry |= PG_PR_KRW | PG_SH;
else
entry |= PG_PR_URW;
} else {
/* RO, COW page */
if (kva)
entry |= PG_PR_KRO | PG_SH;
else
entry |= PG_PR_URO;
}
/* Check for existing mapping */
if (__pmap_map_change(pmap, va, pa, prot, entry))
return (0);
/* Add to physical-virtual map list of this page */
if (__pmap_pv_enter(pmap, pg, va, prot) != 0) {
if (flags & PMAP_CANFAIL)
return (ENOMEM);
panic("pmap_enter: cannot allocate pv entry");
}
} else { /* bus-space (always uncached map) */
if (kva) {
entry |= PG_V | PG_SH |
((prot & VM_PROT_WRITE) ?
(PG_PR_KRW | PG_D) : PG_PR_KRO);
} else {
entry |= PG_V |
((prot & VM_PROT_WRITE) ?
(PG_PR_URW | PG_D) : PG_PR_URO);
}
}
/* Register to page table */
if (kva)
pte = __pmap_kpte_lookup(va);
else {
pte = __pmap_pte_alloc(pmap, va);
if (pte == NULL) {
if (flags & PMAP_CANFAIL)
return ENOMEM;
panic("pmap_enter: cannot allocate pte");
}
}
*pte = entry;
if (pmap->pm_asid != -1)
sh_tlb_update(pmap->pm_asid, va, entry);
if (!SH_HAS_UNIFIED_CACHE &&
(prot == (VM_PROT_READ | VM_PROT_EXECUTE)))
sh_icache_sync_range_index(va, PAGE_SIZE);
if (entry & _PG_WIRED)
pmap->pm_stats.wired_count++;
pmap->pm_stats.resident_count++;
return (0);
}
/*
* boolean_t __pmap_map_change(pmap_t pmap, vaddr_t va, paddr_t pa,
* vm_prot_t prot, pt_entry_t entry):
* Handle the situation that pmap_enter() is called to enter a
* mapping at a virtual address for which a mapping already
* exists.
*/
boolean_t
__pmap_map_change(pmap_t pmap, vaddr_t va, paddr_t pa, vm_prot_t prot,
pt_entry_t entry)
{
pt_entry_t *pte, oentry;
vaddr_t eva = va + PAGE_SIZE;
if ((pte = __pmap_pte_lookup(pmap, va)) == NULL ||
((oentry = *pte) == 0))
return (FALSE); /* no mapping exists. */
if (pa != (oentry & PG_PPN)) {
/* Enter a mapping at a mapping to another physical page. */
pmap_remove(pmap, va, eva);
return (FALSE);
}
/* Pre-existing mapping */
/* Protection change. */
if ((oentry & PG_PR_MASK) != (entry & PG_PR_MASK))
pmap_protect(pmap, va, eva, prot);
/* Wired change */
if (oentry & _PG_WIRED) {
if (!(entry & _PG_WIRED)) {
/* wired -> unwired */
*pte = entry;
/* "wired" is software bits. no need to update TLB */
pmap->pm_stats.wired_count--;
}
} else if (entry & _PG_WIRED) {
/* unwired -> wired. make sure to reflect "flags" */
pmap_remove(pmap, va, eva);
return (FALSE);
}
return (TRUE); /* mapping was changed. */
}
/*
* int __pmap_pv_enter(pmap_t pmap, struct vm_page *pg, vaddr_t vaddr):
* Insert physical-virtual map to vm_page.
* Assume pre-existed mapping is already removed.
*/
int
__pmap_pv_enter(pmap_t pmap, struct vm_page *pg, vaddr_t va, vm_prot_t prot)
{
struct vm_page_md *pvh;
struct pv_entry *pv;
int s;
int have_writeable = 0;
s = splvm();
if (SH_HAS_VIRTUAL_ALIAS) {
/* Remove all other mapping on this physical page */
pvh = &pg->mdpage;
if (prot & VM_PROT_WRITE)
have_writeable = 1;
else {
SLIST_FOREACH(pv, &pvh->pvh_head, pv_link) {
if (pv->pv_prot & VM_PROT_WRITE) {
have_writeable = 1;
break;
}
}
}
if (have_writeable != 0) {
while ((pv = SLIST_FIRST(&pvh->pvh_head)) != NULL)
pmap_remove(pv->pv_pmap, pv->pv_va,
pv->pv_va + PAGE_SIZE);
}
}
/* Register pv map */
pvh = &pg->mdpage;
pv = __pmap_pv_alloc();
if (pv == NULL) {
splx(s);
return (ENOMEM);
}
pv->pv_pmap = pmap;
pv->pv_va = va;
pv->pv_prot = prot;
SLIST_INSERT_HEAD(&pvh->pvh_head, pv, pv_link);
splx(s);
return (0);
}
void
pmap_remove(pmap_t pmap, vaddr_t sva, vaddr_t eva)
{
struct vm_page *pg;
pt_entry_t *pte, entry;
vaddr_t va;
KDASSERT((sva & PGOFSET) == 0);
for (va = sva; va < eva; va += PAGE_SIZE) {
if ((pte = __pmap_pte_lookup(pmap, va)) == NULL ||
(entry = *pte) == 0)
continue;
if ((pg = PHYS_TO_VM_PAGE(entry & PG_PPN)) != NULL)
__pmap_pv_remove(pmap, pg, va);
if (entry & _PG_WIRED)
pmap->pm_stats.wired_count--;
pmap->pm_stats.resident_count--;
*pte = 0;
/*
* When pmap->pm_asid == -1 (invalid ASID), old entry attribute
* to this pmap is already removed by pmap_activate().
*/
if (pmap->pm_asid != -1)
sh_tlb_invalidate_addr(pmap->pm_asid, va);
}
}
/*
* void __pmap_pv_remove(pmap_t pmap, struct vm_page *pg, vaddr_t vaddr):
* Remove physical-virtual map from vm_page.
*/
void
__pmap_pv_remove(pmap_t pmap, struct vm_page *pg, vaddr_t vaddr)
{
struct vm_page_md *pvh;
struct pv_entry *pv;
int s;
s = splvm();
pvh = &pg->mdpage;
SLIST_FOREACH(pv, &pvh->pvh_head, pv_link) {
if (pv->pv_pmap == pmap && pv->pv_va == vaddr) {
if (SH_HAS_VIRTUAL_ALIAS ||
(SH_HAS_WRITEBACK_CACHE &&
(pg->mdpage.pvh_flags & PVH_MODIFIED))) {
/*
* Always use index ops. since I don't want to
* worry about address space.
*/
sh_dcache_wbinv_range_index
(pv->pv_va, PAGE_SIZE);
}
SLIST_REMOVE(&pvh->pvh_head, pv, pv_entry, pv_link);
__pmap_pv_free(pv);
break;
}
}
#ifdef DEBUG
/* Check duplicated map. */
SLIST_FOREACH(pv, &pvh->pvh_head, pv_link)
KDASSERT(!(pv->pv_pmap == pmap && pv->pv_va == vaddr));
#endif
splx(s);
}
void
pmap_kenter_pa(vaddr_t va, paddr_t pa, vm_prot_t prot)
{
pt_entry_t *pte, entry;
KDASSERT((va & PGOFSET) == 0);
KDASSERT(va >= VM_MIN_KERNEL_ADDRESS && va < VM_MAX_KERNEL_ADDRESS);
entry = (pa & PG_PPN) | PG_V | PG_SH | PG_4K;
if (prot & VM_PROT_WRITE)
entry |= (PG_PR_KRW | PG_D);
else
entry |= PG_PR_KRO;
if (PHYS_TO_VM_PAGE(pa))
entry |= PG_C;
pte = __pmap_kpte_lookup(va);
KDASSERT(*pte == 0);
*pte = entry;
sh_tlb_update(0, va, entry);
}
void
pmap_kremove(vaddr_t va, vsize_t len)
{
pt_entry_t *pte;
vaddr_t eva = va + len;
KDASSERT((va & PGOFSET) == 0);
KDASSERT((len & PGOFSET) == 0);
KDASSERT(va >= VM_MIN_KERNEL_ADDRESS && eva <= VM_MAX_KERNEL_ADDRESS);
for (; va < eva; va += PAGE_SIZE) {
pte = __pmap_kpte_lookup(va);
KDASSERT(pte != NULL);
if (*pte == 0)
continue;
if (SH_HAS_VIRTUAL_ALIAS && PHYS_TO_VM_PAGE(*pte & PG_PPN))
sh_dcache_wbinv_range(va, PAGE_SIZE);
*pte = 0;
sh_tlb_invalidate_addr(0, va);
}
}
boolean_t
pmap_extract(pmap_t pmap, vaddr_t va, paddr_t *pap)
{
pt_entry_t *pte;
/* handle P1 and P2 specially: va == pa */
if (pmap == pmap_kernel() && (va >> 30) == 2) {
if (pap != NULL)
*pap = va & SH3_PHYS_MASK;
return (TRUE);
}
pte = __pmap_pte_lookup(pmap, va);
if (pte == NULL || *pte == 0)
return (FALSE);
if (pap != NULL)
*pap = (*pte & PG_PPN) | (va & PGOFSET);
return (TRUE);
}
void
pmap_protect(pmap_t pmap, vaddr_t sva, vaddr_t eva, vm_prot_t prot)
{
boolean_t kernel = pmap == pmap_kernel();
pt_entry_t *pte, entry, protbits;
vaddr_t va;
paddr_t pa;
struct vm_page *pg;
struct vm_page_md *pvh;
struct pv_entry *pv, *head;
sva = trunc_page(sva);
if ((prot & VM_PROT_READ) == VM_PROT_NONE) {
pmap_remove(pmap, sva, eva);
return;
}
switch (prot) {
default:
panic("pmap_protect: invalid protection mode %x", prot);
/* NOTREACHED */
case VM_PROT_READ:
/* FALLTHROUGH */
case VM_PROT_READ | VM_PROT_EXECUTE:
protbits = kernel ? PG_PR_KRO : PG_PR_URO;
break;
case VM_PROT_READ | VM_PROT_WRITE:
/* FALLTHROUGH */
case VM_PROT_ALL:
protbits = kernel ? PG_PR_KRW : PG_PR_URW;
break;
}
for (va = sva; va < eva; va += PAGE_SIZE) {
if (((pte = __pmap_pte_lookup(pmap, va)) == NULL) ||
(entry = *pte) == 0)
continue;
if (SH_HAS_VIRTUAL_ALIAS && (entry & PG_D)) {
if (!SH_HAS_UNIFIED_CACHE && (prot & VM_PROT_EXECUTE))
sh_icache_sync_range_index(va, PAGE_SIZE);
else
sh_dcache_wbinv_range_index(va, PAGE_SIZE);
}
entry = (entry & ~PG_PR_MASK) | protbits;
*pte = entry;
if (pmap->pm_asid != -1)
sh_tlb_update(pmap->pm_asid, va, entry);
pa = entry & PG_PPN;
pg = PHYS_TO_VM_PAGE(pa);
if (pg == NULL)
continue;
pvh = &pg->mdpage;
while ((pv = SLIST_FIRST(&pvh->pvh_head)) != NULL) {
if (pv->pv_pmap == pmap && pv->pv_va == va) {
break;
}
pmap_remove(pv->pv_pmap, pv->pv_va,
pv->pv_va + PAGE_SIZE);
}
/* the matching pv is first in the list */
SLIST_FOREACH(pv, &pvh->pvh_head, pv_link) {
if (pv->pv_pmap == pmap && pv->pv_va == va) {
pv->pv_prot = prot;
break;
}
}
/* remove the rest of the elements */
head = SLIST_FIRST(&pvh->pvh_head);
if (head != NULL)
while((pv = SLIST_NEXT(head, pv_link))!= NULL)
pmap_remove(pv->pv_pmap, pv->pv_va,
pv->pv_va + PAGE_SIZE);
}
}
void
pmap_page_protect(struct vm_page *pg, vm_prot_t prot)
{
struct vm_page_md *pvh = &pg->mdpage;
struct pv_entry *pv;
struct pmap *pmap;
vaddr_t va;
int s;
switch (prot) {
case VM_PROT_READ | VM_PROT_WRITE:
/* FALLTHROUGH */
case VM_PROT_ALL:
break;
case VM_PROT_READ:
/* FALLTHROUGH */
case VM_PROT_READ | VM_PROT_EXECUTE:
s = splvm();
SLIST_FOREACH(pv, &pvh->pvh_head, pv_link) {
pmap = pv->pv_pmap;
va = pv->pv_va;
KDASSERT(pmap);
pmap_protect(pmap, va, va + PAGE_SIZE, prot);
}
splx(s);
break;
default:
/* Remove all */
s = splvm();
while ((pv = SLIST_FIRST(&pvh->pvh_head)) != NULL) {
va = pv->pv_va;
pmap_remove(pv->pv_pmap, va, va + PAGE_SIZE);
}
splx(s);
}
}
void
pmap_unwire(pmap_t pmap, vaddr_t va)
{
pt_entry_t *pte, entry;
if ((pte = __pmap_pte_lookup(pmap, va)) == NULL ||
(entry = *pte) == 0 ||
(entry & _PG_WIRED) == 0)
return;
*pte = entry & ~_PG_WIRED;
pmap->pm_stats.wired_count--;
}
void
pmap_proc_iflush(struct proc *p, vaddr_t va, size_t len)
{
if (!SH_HAS_UNIFIED_CACHE)
sh_icache_sync_range_index(va, len);
}
void
pmap_zero_page(vm_page_t pg)
{
paddr_t phys = VM_PAGE_TO_PHYS(pg);
if (SH_HAS_VIRTUAL_ALIAS) { /* don't pollute cache */
/* sync cache since we access via P2. */
sh_dcache_wbinv_all();
memset((void *)SH3_PHYS_TO_P2SEG(phys), 0, PAGE_SIZE);
} else {
memset((void *)SH3_PHYS_TO_P1SEG(phys), 0, PAGE_SIZE);
}
}
void
pmap_copy_page(vm_page_t srcpg, vm_page_t dstpg)
{
paddr_t src,dst;
src = VM_PAGE_TO_PHYS(srcpg);
dst = VM_PAGE_TO_PHYS(dstpg);
if (SH_HAS_VIRTUAL_ALIAS) { /* don't pollute cache */
/* sync cache since we access via P2. */
sh_dcache_wbinv_all();
memcpy((void *)SH3_PHYS_TO_P2SEG(dst),
(void *)SH3_PHYS_TO_P2SEG(src), PAGE_SIZE);
} else {
memcpy((void *)SH3_PHYS_TO_P1SEG(dst),
(void *)SH3_PHYS_TO_P1SEG(src), PAGE_SIZE);
}
}
boolean_t
pmap_is_referenced(struct vm_page *pg)
{
return ((pg->mdpage.pvh_flags & PVH_REFERENCED) ? TRUE : FALSE);
}
boolean_t
pmap_clear_reference(struct vm_page *pg)
{
struct vm_page_md *pvh = &pg->mdpage;
struct pv_entry *pv;
pt_entry_t *pte;
pmap_t pmap;
vaddr_t va;
int s;
if ((pg->mdpage.pvh_flags & PVH_REFERENCED) == 0)
return (FALSE);
pg->mdpage.pvh_flags &= ~PVH_REFERENCED;
s = splvm();
/* Restart reference bit emulation */
SLIST_FOREACH(pv, &pvh->pvh_head, pv_link) {
pmap = pv->pv_pmap;
va = pv->pv_va;
if ((pte = __pmap_pte_lookup(pmap, va)) == NULL)
continue;
if ((*pte & PG_V) == 0)
continue;
*pte &= ~PG_V;
if (pmap->pm_asid != -1)
sh_tlb_invalidate_addr(pmap->pm_asid, va);
}
splx(s);
return (TRUE);
}
boolean_t
pmap_is_modified(struct vm_page *pg)
{
return ((pg->mdpage.pvh_flags & PVH_MODIFIED) ? TRUE : FALSE);
}
boolean_t
pmap_clear_modify(struct vm_page *pg)
{
struct vm_page_md *pvh = &pg->mdpage;
struct pv_entry *pv;
struct pmap *pmap;
pt_entry_t *pte, entry;
boolean_t modified;
vaddr_t va;
int s;
modified = pvh->pvh_flags & PVH_MODIFIED;
if (!modified)
return (FALSE);
pvh->pvh_flags &= ~PVH_MODIFIED;
s = splvm();
if (SLIST_EMPTY(&pvh->pvh_head)) {/* no map on this page */
splx(s);
return (TRUE);
}
/* Write-back and invalidate TLB entry */
if (!SH_HAS_VIRTUAL_ALIAS && SH_HAS_WRITEBACK_CACHE)
sh_dcache_wbinv_all();
SLIST_FOREACH(pv, &pvh->pvh_head, pv_link) {
pmap = pv->pv_pmap;
va = pv->pv_va;
if ((pte = __pmap_pte_lookup(pmap, va)) == NULL)
continue;
entry = *pte;
if ((entry & PG_D) == 0)
continue;
if (SH_HAS_VIRTUAL_ALIAS)
sh_dcache_wbinv_range_index(va, PAGE_SIZE);
*pte = entry & ~PG_D;
if (pmap->pm_asid != -1)
sh_tlb_invalidate_addr(pmap->pm_asid, va);
}
splx(s);
return (TRUE);
}
#ifdef SH4
/*
* pmap_prefer(vaddr_t foff, vaddr_t *vap)
*
* Find first virtual address >= *vap that doesn't cause
* a virtual cache alias against vaddr_t foff.
*/
vaddr_t
pmap_prefer(vaddr_t foff, vaddr_t va)
{
if (SH_HAS_VIRTUAL_ALIAS)
va += ((foff - va) & sh_cache_prefer_mask);
return va;
}
/*
* pmap_prefer_align()
*
* Return virtual cache alignment.
*/
vaddr_t
pmap_prefer_align(void)
{
return SH_HAS_VIRTUAL_ALIAS ? sh_cache_prefer_mask + 1 : 0;
}
/*
* pmap_prefer_offset(vaddr_t of)
*
* Calculate offset in virtual cache.
*/
vaddr_t
pmap_prefer_offset(vaddr_t of)
{
return of & (SH_HAS_VIRTUAL_ALIAS ? sh_cache_prefer_mask : 0);
}
#endif /* SH4 */
/*
* pv_entry pool allocator:
* void *__pmap_pv_page_alloc(struct pool *pool, int flags, int *slowdown):
* void __pmap_pv_page_free(struct pool *pool, void *v):
*/
void *
__pmap_pv_page_alloc(struct pool *pool, int flags, int *slowdown)
{
struct vm_page *pg;
*slowdown = 0;
pg = uvm_pagealloc(NULL, 0, NULL, UVM_PGA_USERESERVE);
if (pg == NULL)
return (NULL);
return ((void *)SH3_PHYS_TO_P1SEG(VM_PAGE_TO_PHYS(pg)));
}
void
__pmap_pv_page_free(struct pool *pool, void *v)
{
vaddr_t va = (vaddr_t)v;
/* Invalidate cache for next use of this page */
if (SH_HAS_VIRTUAL_ALIAS)
sh_dcache_inv_range(va, PAGE_SIZE);
uvm_pagefree(PHYS_TO_VM_PAGE(SH3_P1SEG_TO_PHYS(va)));
}
/*
* pt_entry_t __pmap_pte_alloc(pmap_t pmap, vaddr_t va):
* lookup page table entry. if found returns it, else allocate it.
* page table is accessed via P1.
*/
pt_entry_t *
__pmap_pte_alloc(pmap_t pmap, vaddr_t va)
{
struct vm_page *pg;
pt_entry_t *ptp, *pte;
if ((pte = __pmap_pte_lookup(pmap, va)) != NULL)
return (pte);
/* Allocate page table (not managed page) */
pg = uvm_pagealloc(NULL, 0, NULL, UVM_PGA_USERESERVE | UVM_PGA_ZERO);
if (pg == NULL)
return NULL;
ptp = (pt_entry_t *)SH3_PHYS_TO_P1SEG(VM_PAGE_TO_PHYS(pg));
pmap->pm_ptp[__PMAP_PTP_INDEX(va)] = ptp;
return (ptp + __PMAP_PTP_OFSET(va));
}
/*
* pt_entry_t *__pmap_pte_lookup(pmap_t pmap, vaddr_t va):
* lookup page table entry, if not allocated, returns NULL.
*/
pt_entry_t *
__pmap_pte_lookup(pmap_t pmap, vaddr_t va)
{
pt_entry_t *ptp;
if (pmap == pmap_kernel())
return (__pmap_kpte_lookup(va));
/* Lookup page table page */
ptp = pmap->pm_ptp[__PMAP_PTP_INDEX(va)];
if (ptp == NULL)
return (NULL);
return (ptp + __PMAP_PTP_OFSET(va));
}
/*
* pt_entry_t *__pmap_kpte_lookup(vaddr_t va):
* kernel virtual only version of __pmap_pte_lookup().
*/
pt_entry_t *
__pmap_kpte_lookup(vaddr_t va)
{
pt_entry_t *ptp;
ptp =
__pmap_kernel.pm_ptp[__PMAP_PTP_INDEX(va - VM_MIN_KERNEL_ADDRESS)];
return (ptp ? ptp + __PMAP_PTP_OFSET(va) : NULL);
}
/*
* boolean_t __pmap_pte_load(pmap_t pmap, vaddr_t va, int flags):
* lookup page table entry, if found it, load to TLB.
* flags specify do emulate reference and/or modified bit or not.
*/
boolean_t
__pmap_pte_load(pmap_t pmap, vaddr_t va, int flags)
{
struct vm_page *pg;
pt_entry_t *pte;
pt_entry_t entry;
KDASSERT((((int)va < 0) && (pmap == pmap_kernel())) ||
(((int)va >= 0) && (pmap != pmap_kernel())));
/* Lookup page table entry */
if (((pte = __pmap_pte_lookup(pmap, va)) == NULL) ||
((entry = *pte) == 0))
return (FALSE);
KDASSERT(va != 0);
/* Emulate reference/modified tracking for managed page. */
if (flags != 0 && (pg = PHYS_TO_VM_PAGE(entry & PG_PPN)) != NULL) {
if (flags & PVH_REFERENCED) {
pg->mdpage.pvh_flags |= PVH_REFERENCED;
entry |= PG_V;
}
if (flags & PVH_MODIFIED) {
pg->mdpage.pvh_flags |= PVH_MODIFIED;
entry |= PG_D;
}
*pte = entry;
}
/* When pmap has valid ASID, register to TLB */
if (pmap->pm_asid != -1)
sh_tlb_update(pmap->pm_asid, va, entry);
return (TRUE);
}
/*
* int __pmap_asid_alloc(void):
* Allocate new ASID. if all ASID are used, steal from other process.
*/
int
__pmap_asid_alloc()
{
struct proc *p;
int i, j, k, n, map, asid;
/* Search free ASID */
i = __pmap_asid.hint >> 5;
n = i + 8;
for (; i < n; i++) {
k = i & 0x7;
map = __pmap_asid.map[k];
for (j = 0; j < 32; j++) {
if ((map & (1 << j)) == 0 && (k + j) != 0) {
__pmap_asid.map[k] |= (1 << j);
__pmap_asid.hint = (k << 5) + j;
return (__pmap_asid.hint);
}
}
}
/* Steal ASID */
LIST_FOREACH(p, &allproc, p_list) {
if ((asid = p->p_vmspace->vm_map.pmap->pm_asid) > 0) {
pmap_t pmap = p->p_vmspace->vm_map.pmap;
pmap->pm_asid = -1;
__pmap_asid.hint = asid;
/* Invalidate all old ASID entry */
sh_tlb_invalidate_asid(pmap->pm_asid);
return (__pmap_asid.hint);
}
}
panic("No ASID allocated.");
/* NOTREACHED */
}
/*
* void __pmap_asid_free(int asid):
* Return unused ASID to pool. and remove all TLB entry of ASID.
*/
void
__pmap_asid_free(int asid)
{
int i;
if (asid < 1) /* Don't invalidate kernel ASID 0 */
return;
sh_tlb_invalidate_asid(asid);
i = asid >> 5;
__pmap_asid.map[i] &= ~(1 << (asid - (i << 5)));
}
/*
* Routines used by PMAP_MAP_DIRECT() and PMAP_UNMAP_DIRECT() to provide
* directly-translated pages.
*
* Because of cache virtual aliases, it is necessary to evict these pages
* from the cache, when `unmapping' them (as they might be reused by a
* different allocator). We also rely upon all users of pages to either
* use them with pmap_enter()/pmap_remove(), to enforce proper cache handling,
* or to invoke sh_dcache_inv_range() themselves, as done for page tables.
*/
vaddr_t
pmap_map_direct(vm_page_t pg)
{
return SH3_PHYS_TO_P1SEG(VM_PAGE_TO_PHYS(pg));
}
vm_page_t
pmap_unmap_direct(vaddr_t va)
{
paddr_t pa = SH3_P1SEG_TO_PHYS(va);
vm_page_t pg = PHYS_TO_VM_PAGE(pa);
if (SH_HAS_VIRTUAL_ALIAS)
sh_dcache_inv_range(va, PAGE_SIZE);
return pg;
}
|