1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
|
/* $OpenBSD: vigra.c,v 1.13 2005/03/03 09:49:05 miod Exp $ */
/*
* Copyright (c) 2002, 2003, Miodrag Vallat.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
*/
/*
* Driver for the Vigra VS series of SBus framebuffers.
*
* The VS10, VS11 and VS12 models are supported. VS10-EK is handled by the
* regular cgthree driver.
*
* The monochrome VS14, 16 grays VS15, and color VS18 are not supported.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/buf.h>
#include <sys/device.h>
#include <sys/ioctl.h>
#include <sys/malloc.h>
#include <sys/mman.h>
#include <sys/tty.h>
#include <sys/conf.h>
#include <uvm/uvm_extern.h>
#include <machine/autoconf.h>
#include <machine/pmap.h>
#include <machine/cpu.h>
#include <machine/conf.h>
#include <dev/wscons/wsconsio.h>
#include <dev/wscons/wsdisplayvar.h>
#include <dev/wscons/wscons_raster.h>
#include <dev/rasops/rasops.h>
#include <machine/fbvar.h>
#include <sparc/dev/sbusvar.h>
/*
* The hardware information below has been gathered through experiments, as
* well as the debug information of the SunOS 4.x vigfb driver.
*/
/*
* Control and status registers
*/
struct csregs {
u_int32_t sosr;
u_int32_t g3rr;
u_int32_t bcr; /* board control register */
u_int32_t spr;
u_int32_t g3sr; /* ramdac status register */
#define STATUS_INTR 0x0001
u_int32_t imr; /* interrupt mode register */
u_int32_t ewcr;
u_int32_t ssr;
};
/*
* G300 layout
*/
struct g300dac {
u_int32_t cmap[256];
u_int32_t g3null;
u_int32_t unused1[32];
u_int32_t half_sync;
u_int32_t back_porch;
u_int32_t display;
u_int32_t short_display;
u_int32_t broad_pulse;
u_int32_t vsync;
u_int32_t vblank;
u_int32_t vdisplay;
u_int32_t line_time;
u_int32_t tos1;
u_int32_t mem_init;
u_int32_t transfer_delay;
u_int32_t unused2[19];
u_int32_t mask;
u_int32_t unused3[31];
u_int32_t cr;
u_int32_t unused4[31];
u_int32_t tos2;
u_int32_t unused5[31];
u_int32_t boot_location;
};
/*
* G335 layout
*/
struct g335dac {
u_int32_t boot_location;
u_int32_t unused1[32];
u_int32_t half_sync;
u_int32_t back_porch;
u_int32_t display;
u_int32_t short_display;
u_int32_t broad_pulse;
u_int32_t vsync;
u_int32_t vpre_equalize;
u_int32_t vpost_equalize;
u_int32_t vblank;
u_int32_t vdisplay;
u_int32_t line_time;
u_int32_t tos1;
u_int32_t mem_init;
u_int32_t transfer_delay;
u_int32_t unused2[17];
u_int32_t mask;
u_int32_t unused3[31];
u_int32_t cra;
u_int32_t unused4[15];
u_int32_t crb;
u_int32_t unused5[15];
u_int32_t tos2;
u_int32_t unused6[32];
u_int32_t cursor_palette[3];
u_int32_t unused7[28];
u_int32_t checksum[3];
u_int32_t unused8[4];
u_int32_t cursor_position;
u_int32_t unused9[56];
u_int32_t cmap[256];
u_int32_t cursor_store[512];
};
union dac {
struct g300dac g300;
struct g335dac g335;
};
/*
* SBUS register mappings
*/
#define VIGRA_REG_RAMDAC 1 /* either G300 or G335 */
#define VIGRA_REG_CSR 2
#define VIGRA_REG_VRAM 3
#define VIGRA_NREG 4
union vigracmap {
u_char cm_map[256][4]; /* 256 R/G/B entries plus pad */
u_int32_t cm_chip[256]; /* the way the chip gets loaded */
};
/* per-display variables */
struct vigra_softc {
struct sunfb sc_sunfb; /* common base part */
struct sbusdev sc_sd; /* sbus device */
struct rom_reg sc_phys; /* phys address description */
volatile struct csregs *sc_regs;/* control registers */
volatile union dac *sc_ramdac; /* ramdac registers */
union vigracmap sc_cmap; /* current colormap */
int sc_g300;
struct intrhand sc_ih;
int sc_nscreens;
};
int vigra_ioctl(void *, u_long, caddr_t, int, struct proc *);
int vigra_alloc_screen(void *, const struct wsscreen_descr *, void **,
int *, int *, long *);
void vigra_free_screen(void *, void *);
int vigra_show_screen(void *, void *, int, void (*cb)(void *, int, int),
void *);
paddr_t vigra_mmap(void *, off_t, int);
void vigra_setcolor(void *, u_int, u_int8_t, u_int8_t, u_int8_t);
int vigra_getcmap(union vigracmap *, struct wsdisplay_cmap *, int);
int vigra_putcmap(union vigracmap *, struct wsdisplay_cmap *, int);
void vigra_loadcmap_immediate(struct vigra_softc *, int, int);
static __inline__ void vigra_loadcmap_deferred(struct vigra_softc *,
u_int, u_int);
void vigra_burner(void *, u_int, u_int);
int vigra_intr(void *);
struct wsdisplay_accessops vigra_accessops = {
vigra_ioctl,
vigra_mmap,
vigra_alloc_screen,
vigra_free_screen,
vigra_show_screen,
NULL, /* load_font */
NULL, /* scrollback */
NULL, /* getchar */
vigra_burner,
};
int vigramatch(struct device *, void *, void *);
void vigraattach(struct device *, struct device *, void *);
struct cfattach vigra_ca = {
sizeof (struct vigra_softc), vigramatch, vigraattach
};
struct cfdriver vigra_cd = {
NULL, "vigra", DV_DULL
};
/*
* Match a supported vigra card.
*/
int
vigramatch(struct device *parent, void *vcf, void *aux)
{
struct confargs *ca = aux;
struct romaux *ra = &ca->ca_ra;
if (strcmp("vs10", ra->ra_name) != 0 &&
strcmp("vs11", ra->ra_name) != 0 &&
strcmp("vs12", ra->ra_name) != 0)
return (0);
return (1);
}
/*
* Attach and initialize a vigra display, as well as a child wsdisplay.
*/
void
vigraattach(struct device *parent, struct device *self, void *args)
{
struct vigra_softc *sc = (struct vigra_softc *)self;
struct confargs *ca = args;
int node, row, isconsole = 0;
char *nam;
node = ca->ca_ra.ra_node;
nam = getpropstring(node, "model");
if (*nam == '\0')
nam = (char *)ca->ca_ra.ra_name;
printf(": %s", nam);
isconsole = node == fbnode;
if (ca->ca_ra.ra_nreg < VIGRA_NREG) {
printf("\n%s: expected %d registers, got %d",
self->dv_xname, VIGRA_NREG, ca->ca_ra.ra_nreg);
return;
}
/*
* Check whether we are using an G300 or an G335 chip.
* The VS10 and VS12 use the G300, while the VS11 uses a G335.
*/
sc->sc_g300 = strncmp(nam, "VIGRA,vs11", strlen("VIGRA,vs11"));
sc->sc_regs = mapiodev(&ca->ca_ra.ra_reg[VIGRA_REG_CSR], 0,
ca->ca_ra.ra_reg[VIGRA_REG_CSR].rr_len);
sc->sc_ramdac = mapiodev(&ca->ca_ra.ra_reg[VIGRA_REG_RAMDAC], 0,
ca->ca_ra.ra_reg[VIGRA_REG_RAMDAC].rr_len);
sc->sc_phys = ca->ca_ra.ra_reg[VIGRA_REG_VRAM];
sc->sc_ih.ih_fun = vigra_intr;
sc->sc_ih.ih_arg = sc;
intr_establish(ca->ca_ra.ra_intr[0].int_pri, &sc->sc_ih, IPL_FB,
self->dv_xname);
/* enable video */
vigra_burner(sc, 1, 0);
fb_setsize(&sc->sc_sunfb, 8, 1152, 900, node, ca->ca_bustype);
sc->sc_sunfb.sf_ro.ri_bits = mapiodev(&ca->ca_ra.ra_reg[VIGRA_REG_VRAM],
0, round_page(sc->sc_sunfb.sf_fbsize));
sc->sc_sunfb.sf_ro.ri_hw = sc;
printf(", %dx%d\n", sc->sc_sunfb.sf_width, sc->sc_sunfb.sf_height);
/*
* If the framebuffer width is under 1024x768, we will switch from the
* PROM font to the more adequate 8x16 font here.
* However, we need to adjust two things in this case:
* - the display row should be overrided from the current PROM metrics,
* to prevent us from overwriting the last few lines of text.
* - if the 80x34 screen would make a large margin appear around it,
* choose to clear the screen rather than keeping old prom output in
* the margins.
* XXX there should be a rasops "clear margins" feature
*
* Also, in 1280x1024 resolution, the PROM display is not centered
* vertically (why? no other frame buffer does this in such a mode!),
* so be lazy and clear the screen here too anyways...
*/
fbwscons_init(&sc->sc_sunfb, isconsole && (sc->sc_sunfb.sf_width != 800
&& sc->sc_sunfb.sf_width != 1280) ? 0 : RI_CLEAR);
fbwscons_setcolormap(&sc->sc_sunfb, vigra_setcolor);
if (isconsole) {
switch (sc->sc_sunfb.sf_width) {
case 640:
row = sc->sc_sunfb.sf_ro.ri_rows - 1;
break;
case 800:
case 1280:
row = 0; /* screen has been cleared above */
break;
default:
row = -1;
break;
}
fbwscons_console_init(&sc->sc_sunfb, row, vigra_burner);
}
sbus_establish(&sc->sc_sd, &sc->sc_sunfb.sf_dev);
fbwscons_attach(&sc->sc_sunfb, &vigra_accessops, isconsole);
}
int
vigra_ioctl(void *v, u_long cmd, caddr_t data, int flags, struct proc *p)
{
struct vigra_softc *sc = v;
struct wsdisplay_cmap *cm;
struct wsdisplay_fbinfo *wdf;
int error;
switch (cmd) {
case WSDISPLAYIO_GTYPE:
*(u_int *)data = WSDISPLAY_TYPE_UNKNOWN;
break;
case WSDISPLAYIO_GINFO:
wdf = (struct wsdisplay_fbinfo *)data;
wdf->height = sc->sc_sunfb.sf_height;
wdf->width = sc->sc_sunfb.sf_width;
wdf->depth = sc->sc_sunfb.sf_depth;
wdf->cmsize = 256;
break;
case WSDISPLAYIO_LINEBYTES:
*(u_int *)data = sc->sc_sunfb.sf_linebytes;
break;
case WSDISPLAYIO_GETCMAP:
cm = (struct wsdisplay_cmap *)data;
error = vigra_getcmap(&sc->sc_cmap, cm, sc->sc_g300);
if (error)
return (error);
break;
case WSDISPLAYIO_PUTCMAP:
cm = (struct wsdisplay_cmap *)data;
error = vigra_putcmap(&sc->sc_cmap, cm, sc->sc_g300);
if (error)
return (error);
vigra_loadcmap_deferred(sc, cm->index, cm->count);
break;
case WSDISPLAYIO_SVIDEO:
case WSDISPLAYIO_GVIDEO:
break;
case WSDISPLAYIO_GCURPOS:
case WSDISPLAYIO_SCURPOS:
case WSDISPLAYIO_GCURMAX:
case WSDISPLAYIO_GCURSOR:
case WSDISPLAYIO_SCURSOR:
default:
return (-1); /* not supported yet */
}
return (0);
}
int
vigra_alloc_screen(void *v, const struct wsscreen_descr *type, void **cookiep,
int *curxp, int *curyp, long *attrp)
{
struct vigra_softc *sc = v;
if (sc->sc_nscreens > 0)
return (ENOMEM);
*cookiep = &sc->sc_sunfb.sf_ro;
*curyp = 0;
*curxp = 0;
sc->sc_sunfb.sf_ro.ri_ops.alloc_attr(&sc->sc_sunfb.sf_ro,
WSCOL_BLACK, WSCOL_WHITE, WSATTR_WSCOLORS, attrp);
sc->sc_nscreens++;
return (0);
}
void
vigra_free_screen(void *v, void *cookie)
{
struct vigra_softc *sc = v;
sc->sc_nscreens--;
}
int
vigra_show_screen(void *v, void *cookie, int waitok,
void (*cb)(void *, int, int), void *cbarg)
{
return (0);
}
/*
* Return the address that would map the given device at the given
* offset, allowing for the given protection, or return -1 for error.
*/
paddr_t
vigra_mmap(void *v, off_t offset, int prot)
{
struct vigra_softc *sc = v;
if (offset & PGOFSET)
return (-1);
if (offset >= 0 && offset < sc->sc_sunfb.sf_fbsize) {
return (REG2PHYS(&sc->sc_phys, offset) | PMAP_NC);
}
return (-1);
}
void
vigra_setcolor(void *v, u_int index, u_int8_t r, u_int8_t g, u_int8_t b)
{
struct vigra_softc *sc = v;
if (sc->sc_g300) {
sc->sc_cmap.cm_map[index][3] = r;
sc->sc_cmap.cm_map[index][2] = g;
sc->sc_cmap.cm_map[index][1] = b;
} else {
sc->sc_cmap.cm_map[index][3] = b;
sc->sc_cmap.cm_map[index][2] = g;
sc->sc_cmap.cm_map[index][1] = r;
}
sc->sc_cmap.cm_map[index][0] = 0; /* no alpha channel */
vigra_loadcmap_immediate(sc, index, 1);
}
int
vigra_getcmap(union vigracmap *cm, struct wsdisplay_cmap *rcm, int g300)
{
u_int index = rcm->index, count = rcm->count, i;
int error;
if (index >= 256 || count > 256 - index)
return (EINVAL);
if (g300) {
for (i = 0; i < count; i++) {
if ((error = copyout(&cm->cm_map[index + i][3],
&rcm->red[i], 1)) != 0)
return (error);
if ((error = copyout(&cm->cm_map[index + i][1],
&rcm->blue[i], 1)) != 0)
return (error);
}
} else {
for (i = 0; i < count; i++) {
if ((error = copyout(&cm->cm_map[index + i][1],
&rcm->red[i], 1)) != 0)
return (error);
if ((error = copyout(&cm->cm_map[index + i][3],
&rcm->blue[i], 1)) != 0)
return (error);
}
}
for (i = 0; i < count; i++) {
if ((error = copyout(&cm->cm_map[index + i][2],
&rcm->green[i], 1)) != 0)
return (error);
}
return (0);
}
int
vigra_putcmap(union vigracmap *cm, struct wsdisplay_cmap *rcm, int g300)
{
u_int index = rcm->index, count = rcm->count, i;
int error;
if (index >= 256 || count > 256 - index)
return (EINVAL);
if (g300) {
for (i = 0; i < count; i++) {
if ((error = copyin(&rcm->red[i],
&cm->cm_map[index + i][3], 1)) != 0)
return (error);
if ((error = copyin(&rcm->blue[i],
&cm->cm_map[index + i][1], 1)) != 0)
return (error);
}
} else {
for (i = 0; i < count; i++) {
if ((error = copyin(&rcm->red[i],
&cm->cm_map[index + i][1], 1)) != 0)
return (error);
if ((error = copyin(&rcm->blue[i],
&cm->cm_map[index + i][3], 1)) != 0)
return (error);
}
}
for (i = 0; i < count; i++) {
if ((error = copyin(&rcm->green[i],
&cm->cm_map[index + i][2], 1)) != 0)
return (error);
cm->cm_map[index + i][0] = 0; /* no alpha channel */
}
return (0);
}
void
vigra_loadcmap_immediate(struct vigra_softc *sc, int start, int ncolors)
{
u_int32_t *colp = &sc->sc_cmap.cm_chip[start];
volatile u_int32_t *lutp;
if (sc->sc_g300)
lutp = &(sc->sc_ramdac->g300.cmap[start]);
else
lutp = &(sc->sc_ramdac->g335.cmap[start]);
while (--ncolors >= 0)
*lutp++ = *colp++;
}
static __inline__ void
vigra_loadcmap_deferred(struct vigra_softc *sc, u_int start, u_int ncolors)
{
sc->sc_regs->imr = 1;
}
void
vigra_burner(void *v, u_int on, u_int flags)
{
struct vigra_softc *sc = v;
if (on) {
sc->sc_regs->bcr = 0;
} else {
sc->sc_regs->bcr = 1;
}
}
int
vigra_intr(void *v)
{
struct vigra_softc *sc = v;
if (sc->sc_regs->imr == 0 ||
!ISSET(sc->sc_regs->g3sr, STATUS_INTR)) {
/* Not expecting an interrupt, it's not for us. */
return (0);
}
/* Acknowledge the interrupt and disable it. */
sc->sc_regs->imr = 0;
vigra_loadcmap_immediate(sc, 0, 256);
return (1);
}
|