1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
|
/* $OpenBSD: ebus_mainbus.c,v 1.8 2012/08/17 20:41:27 kettenis Exp $ */
/*
* Copyright (c) 2007 Mark Kettenis
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#ifdef DEBUG
#define EDB_PROM 0x01
#define EDB_CHILD 0x02
#define EDB_INTRMAP 0x04
#define EDB_BUSMAP 0x08
#define EDB_BUSDMA 0x10
#define EDB_INTR 0x20
extern int ebus_debug;
#define DPRINTF(l, s) do { if (ebus_debug & l) printf s; } while (0)
#else
#define DPRINTF(l, s)
#endif
#include <sys/param.h>
#include <sys/conf.h>
#include <sys/device.h>
#include <sys/errno.h>
#include <sys/extent.h>
#include <sys/malloc.h>
#include <sys/systm.h>
#include <sys/time.h>
#define _SPARC_BUS_DMA_PRIVATE
#include <machine/bus.h>
#include <machine/autoconf.h>
#include <machine/hypervisor.h>
#include <machine/openfirm.h>
#include <dev/pci/pcivar.h>
#include <sparc64/dev/iommureg.h>
#include <sparc64/dev/ebusreg.h>
#include <sparc64/dev/ebusvar.h>
#include <sparc64/dev/pyrovar.h>
extern struct cfdriver pyro_cd;
int ebus_mainbus_match(struct device *, void *, void *);
void ebus_mainbus_attach(struct device *, struct device *, void *);
struct cfattach ebus_mainbus_ca = {
sizeof(struct ebus_softc), ebus_mainbus_match, ebus_mainbus_attach
};
int ebus_mainbus_bus_map(bus_space_tag_t, bus_space_tag_t,
bus_addr_t, bus_size_t, int, bus_space_handle_t *);
void *ebus_mainbus_intr_establish(bus_space_tag_t, bus_space_tag_t,
int, int, int, int (*)(void *), void *, const char *);
bus_space_tag_t ebus_alloc_bus_tag(struct ebus_softc *, bus_space_tag_t);
void ebus_mainbus_intr_ack(struct intrhand *);
int
ebus_mainbus_match(struct device *parent, void *match, void *aux)
{
struct mainbus_attach_args *ma = aux;
if (strcmp(ma->ma_name, "ebus") == 0)
return (1);
return (0);
}
void
ebus_mainbus_attach(struct device *parent, struct device *self, void *aux)
{
struct ebus_softc *sc = (struct ebus_softc *)self;
struct mainbus_attach_args *ma = aux;
struct ebus_attach_args eba;
struct ebus_interrupt_map_mask *immp;
int node, nmapmask, error;
struct pyro_softc *psc;
int i, j;
printf("\n");
sc->sc_memtag = ebus_alloc_bus_tag(sc, ma->ma_bustag);
sc->sc_iotag = ebus_alloc_bus_tag(sc, ma->ma_bustag);
sc->sc_dmatag = ebus_alloc_dma_tag(sc, ma->ma_dmatag);
sc->sc_node = node = ma->ma_node;
/*
* fill in our softc with information from the prom
*/
sc->sc_intmap = NULL;
sc->sc_range = NULL;
error = getprop(node, "interrupt-map",
sizeof(struct ebus_interrupt_map),
&sc->sc_nintmap, (void **)&sc->sc_intmap);
switch (error) {
case 0:
immp = &sc->sc_intmapmask;
error = getprop(node, "interrupt-map-mask",
sizeof(struct ebus_interrupt_map_mask), &nmapmask,
(void **)&immp);
if (error)
panic("could not get ebus interrupt-map-mask");
if (nmapmask != 1)
panic("ebus interrupt-map-mask is broken");
break;
case ENOENT:
break;
default:
panic("ebus interrupt-map: error %d", error);
break;
}
/*
* Ebus interrupts may be connected to any of the PCI Express
* leafs. Here we add the appropriate IGN to the interrupt
* mappings such that we can use it to distingish between
* intterupts connected to PCIE-A and PCIE-B.
*/
for (i = 0; i < sc->sc_nintmap; i++) {
for (j = 0; j < pyro_cd.cd_ndevs; j++) {
psc = pyro_cd.cd_devs[j];
if (psc && psc->sc_node == sc->sc_intmap[i].cnode) {
sc->sc_intmap[i].cintr |= psc->sc_ign;
break;
}
}
}
error = getprop(node, "ranges", sizeof(struct ebus_mainbus_ranges),
&sc->sc_nrange, (void **)&sc->sc_range);
if (error)
panic("ebus ranges: error %d", error);
/*
* now attach all our children
*/
DPRINTF(EDB_CHILD, ("ebus node %08x, searching children...\n", node));
for (node = firstchild(node); node; node = nextsibling(node)) {
if (ebus_setup_attach_args(sc, node, &eba) != 0) {
DPRINTF(EDB_CHILD,
("ebus_mainbus_attach: %s: incomplete\n",
getpropstring(node, "name")));
continue;
} else {
DPRINTF(EDB_CHILD, ("- found child `%s', attaching\n",
eba.ea_name));
(void)config_found(self, &eba, ebus_print);
}
ebus_destroy_attach_args(&eba);
}
}
bus_space_tag_t
ebus_alloc_bus_tag(struct ebus_softc *sc, bus_space_tag_t parent)
{
struct sparc_bus_space_tag *bt;
bt = malloc(sizeof(*bt), M_DEVBUF, M_NOWAIT | M_ZERO);
if (bt == NULL)
panic("could not allocate ebus bus tag");
strlcpy(bt->name, sc->sc_dev.dv_xname, sizeof(bt->name));
bt->cookie = sc;
bt->parent = parent;
bt->asi = parent->asi;
bt->sasi = parent->sasi;
bt->sparc_bus_map = ebus_mainbus_bus_map;
bt->sparc_intr_establish = ebus_mainbus_intr_establish;
return (bt);
}
int
ebus_mainbus_bus_map(bus_space_tag_t t, bus_space_tag_t t0, bus_addr_t offset,
bus_size_t size, int flags, bus_space_handle_t *hp)
{
struct ebus_softc *sc = t->cookie;
struct ebus_mainbus_ranges *range;
bus_addr_t hi, lo;
int i;
DPRINTF(EDB_BUSMAP,
("\n_ebus_mainbus_bus_map: off %016llx sz %x flags %d",
(unsigned long long)offset, (int)size, (int)flags));
if (t->parent == 0 || t->parent->sparc_bus_map == 0) {
printf("\n_ebus_mainbus_bus_map: invalid parent");
return (EINVAL);
}
t = t->parent;
if (flags & BUS_SPACE_MAP_PROMADDRESS) {
return ((*t->sparc_bus_map)
(t, t0, offset, size, flags, hp));
}
hi = offset >> 32UL;
lo = offset & 0xffffffff;
range = (struct ebus_mainbus_ranges *)sc->sc_range;
DPRINTF(EDB_BUSMAP, (" (hi %08x lo %08x)", (u_int)hi, (u_int)lo));
for (i = 0; i < sc->sc_nrange; i++) {
bus_addr_t addr;
if (hi != range[i].child_hi)
continue;
if (lo < range[i].child_lo ||
(lo + size) > (range[i].child_lo + range[i].size))
continue;
addr = ((bus_addr_t)range[i].phys_hi << 32UL) |
range[i].phys_lo;
addr += lo;
DPRINTF(EDB_BUSMAP,
("\n_ebus_mainbus_bus_map: paddr offset %qx addr %qx\n",
(unsigned long long)offset, (unsigned long long)addr));
return ((*t->sparc_bus_map)(t, t0, addr, size, flags, hp));
}
DPRINTF(EDB_BUSMAP, (": FAILED\n"));
return (EINVAL);
}
void *
ebus_mainbus_intr_establish(bus_space_tag_t t, bus_space_tag_t t0, int ihandle,
int level, int flags, int (*handler)(void *), void *arg, const char *what)
{
struct ebus_softc *sc = t->cookie;
struct intrhand *ih = NULL;
volatile u_int64_t *intrmapptr = NULL, *intrclrptr = NULL;
int ino;
#ifdef SUN4V
if (CPU_ISSUN4V) {
struct upa_reg reg;
u_int64_t devhandle, devino = INTINO(ihandle);
u_int64_t sysino;
int node = -1;
int i, err;
for (i = 0; i < sc->sc_nintmap; i++) {
if (sc->sc_intmap[i].cintr == ihandle) {
node = sc->sc_intmap[i].cnode;
break;
}
}
if (node == -1)
return (NULL);
if (OF_getprop(node, "reg", ®, sizeof(reg)) != sizeof(reg))
return (NULL);
devhandle = (reg.ur_paddr >> 32) & 0x0fffffff;
err = hv_intr_devino_to_sysino(devhandle, devino, &sysino);
if (err != H_EOK)
return (NULL);
KASSERT(sysino == INTVEC(sysino));
ih = bus_intr_allocate(t0, handler, arg, sysino, level,
NULL, NULL, what);
if (ih == NULL)
return (NULL);
intr_establish(ih->ih_pil, ih);
ih->ih_ack = ebus_mainbus_intr_ack;
err = hv_intr_settarget(sysino, cpus->ci_upaid);
if (err != H_EOK)
return (NULL);
/* Clear pending interrupts. */
err = hv_intr_setstate(sysino, INTR_IDLE);
if (err != H_EOK)
return (NULL);
err = hv_intr_setenabled(sysino, INTR_ENABLED);
if (err != H_EOK)
return (NULL);
return (ih);
}
#endif
ino = INTINO(ihandle);
if ((flags & BUS_INTR_ESTABLISH_SOFTINTR) == 0) {
struct pyro_softc *psc = NULL;
u_int64_t *imap, *iclr;
int i;
for (i = 0; i < pyro_cd.cd_ndevs; i++) {
psc = pyro_cd.cd_devs[i];
if (psc && psc->sc_ign == INTIGN(ihandle)) {
break;
}
}
if (psc == NULL)
return (NULL);
imap = bus_space_vaddr(psc->sc_bust, psc->sc_csrh) + 0x1000;
iclr = bus_space_vaddr(psc->sc_bust, psc->sc_csrh) + 0x1400;
intrmapptr = &imap[ino];
intrclrptr = &iclr[ino];
ino |= INTVEC(ihandle);
}
ih = bus_intr_allocate(t0, handler, arg, ino, level, intrmapptr,
intrclrptr, what);
if (ih == NULL)
return (NULL);
intr_establish(ih->ih_pil, ih);
if (intrmapptr != NULL) {
u_int64_t intrmap;
intrmap = *intrmapptr;
intrmap |= (1LL << 6);
intrmap |= INTMAP_V;
*intrmapptr = intrmap;
intrmap = *intrmapptr;
ih->ih_number |= intrmap & INTMAP_INR;
}
return (ih);
}
#ifdef SUN4V
void
ebus_mainbus_intr_ack(struct intrhand *ih)
{
hv_intr_setstate(ih->ih_number, INTR_IDLE);
}
#endif
|