1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
|
/* $OpenBSD: ctlreg.h,v 1.8 2003/02/17 01:29:20 henric Exp $ */
/* $NetBSD: ctlreg.h,v 1.28 2001/08/06 23:55:34 eeh Exp $ */
/*
* Copyright (c) 1996-2001 Eduardo Horvath
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
*/
/*
* Copyright (c) 2001 Jake Burkholder.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
/*
* Sun 4u control registers. (includes address space definitions
* and some registers in control space).
*/
/*
* membar operand macros for use in other macros when # is a special
* character. Keep these in sync with what the hardware expects.
*/
#define C_Lookaside (0)
#define C_MemIssue (1)
#define C_Sync (2)
#define M_LoadLoad (0)
#define M_StoreLoad (1)
#define M_LoadStore (2)
#define M_StoreStore (3)
#define CMASK_SHIFT (4)
#define MMASK_SHIFT (0)
#define CMASK_GEN(bit) ((1 << (bit)) << CMASK_SHIFT)
#define MMASK_GEN(bit) ((1 << (bit)) << MMASK_SHIFT)
#ifndef __ASSEMBLER__
#define Lookaside CMASK_GEN(C_Lookaside)
#define MemIssue CMASK_GEN(C_MemIssue)
#define Sync CMASK_GEN(C_Sync)
#define LoadLoad MMASK_GEN(M_LoadLoad)
#define StoreLoad MMASK_GEN(M_StoreLoad)
#define LoadStore MMASK_GEN(M_LoadStore)
#define StoreStore MMASK_GEN(M_StoreStore)
#endif
#define casa(rs1, rs2, rd, asi) ({ \
u_int __rd = (u_int32_t)(rd); \
__asm __volatile("casa [%1] %2, %3, %0" \
: "+r" (__rd) : "r" (rs1), "n" (asi), "r" (rs2)); \
__rd; \
})
#define casxa(rs1, rs2, rd, asi) ({ \
u_long __rd = (u_int64_t)(rd); \
__asm __volatile("casxa [%1] %2, %3, %0" \
: "+r" (__rd) : "r" (rs1), "n" (asi), "r" (rs2)); \
__rd; \
})
/*
* The Alternate address spaces.
*
* 0x00-0x7f are privileged
* 0x80-0xff can be used by users
*/
#define ASI_LITTLE 0x08 /* This bit should make an ASI little endian */
#define ASI_NUCLEUS 0x04 /* [4u] kernel address space */
#define ASI_NUCLEUS_LITTLE 0x0c /* [4u] kernel address space, little endian */
#define ASI_AS_IF_USER_PRIMARY 0x10 /* [4u] primary user address space */
#define ASI_AS_IF_USER_SECONDARY 0x11 /* [4u] secondary user address space */
#define ASI_PHYS_CACHED 0x14 /* [4u] MMU bypass to main memory */
#define ASI_PHYS_NON_CACHED 0x15 /* [4u] MMU bypass to I/O location */
#define ASI_AS_IF_USER_PRIMARY_LITTLE 0x18 /* [4u] primary user address space, little endian */
#define ASI_AS_IF_USER_SECONDARY_LITTIE 0x19 /* [4u] secondary user address space, little endian */
#define ASI_PHYS_CACHED_LITTLE 0x1c /* [4u] MMU bypass to main memory, little endian */
#define ASI_PHYS_NON_CACHED_LITTLE 0x1d /* [4u] MMU bypass to I/O location, little endian */
#define ASI_NUCLEUS_QUAD_LDD 0x24 /* [4u] use w/LDDA to load 128-bit item */
#define ASI_NUCLEUS_QUAD_LDD_LITTLE 0x2c /* [4u] use w/LDDA to load 128-bit item, little endian */
#define ASI_FLUSH_D_PAGE_PRIMARY 0x38 /* [4u] flush D-cache page using primary context */
#define ASI_FLUSH_D_PAGE_SECONDARY 0x39 /* [4u] flush D-cache page using secondary context */
#define ASI_FLUSH_D_CTX_PRIMARY 0x3a /* [4u] flush D-cache context using primary context */
#define ASI_FLUSH_D_CTX_SECONDARY 0x3b /* [4u] flush D-cache context using secondary context */
#define ASI_LSU_CONTROL_REGISTER 0x45 /* [4u] load/store unit control register */
#define ASI_DCACHE_DATA 0x46 /* [4u] diagnostic access to D-cache data RAM */
#define ASI_DCACHE_TAG 0x47 /* [4u] diagnostic access to D-cache tag RAM */
#define ASI_INTR_DISPATCH_STATUS 0x48 /* [4u] interrupt dispatch status register */
#define ASI_INTR_RECEIVE 0x49 /* [4u] interrupt receive status register */
#define ASI_MID_REG 0x4a /* [4u] hardware config and MID */
#define ASI_ERROR_EN_REG 0x4b /* [4u] asynchronous error enables */
#define ASI_AFSR 0x4c /* [4u] asynchronous fault status register */
#define ASI_AFAR 0x4d /* [4u] asynchronous fault address register */
#define ASI_ICACHE_DATA 0x66 /* [4u] diagnostic access to D-cache data RAM */
#define ASI_ICACHE_TAG 0x67 /* [4u] diagnostic access to D-cache tag RAM */
#define ASI_FLUSH_I_PAGE_PRIMARY 0x68 /* [4u] flush D-cache page using primary context */
#define ASI_FLUSH_I_PAGE_SECONDARY 0x69 /* [4u] flush D-cache page using secondary context */
#define ASI_FLUSH_I_CTX_PRIMARY 0x6a /* [4u] flush D-cache context using primary context */
#define ASI_FLUSH_I_CTX_SECONDARY 0x6b /* [4u] flush D-cache context using secondary context */
#define ASI_BLOCK_AS_IF_USER_PRIMARY 0x70 /* [4u] primary user address space, block loads/stores */
#define ASI_BLOCK_AS_IF_USER_SECONDARY 0x71 /* [4u] secondary user address space, block loads/stores */
#define ASI_ECACHE_DIAG 0x76 /* [4u] diag access to E-cache tag and data */
#define ASI_DATAPATH_ERR_REG_WRITE 0x77 /* [4u] ASI is reused */
#define ASI_BLOCK_AS_IF_USER_PRIMARY_LITTLE 0x78 /* [4u] primary user address space, block loads/stores */
#define ASI_BLOCK_AS_IF_USER_SECONDARY_LITTLE 0x79 /* [4u] secondary user address space, block loads/stores */
#define ASI_INTERRUPT_RECEIVE_DATA 0x7f /* [4u] interrupt receive data registers {0,1,2} */
#define ASI_DATAPATH_ERR_REG_READ 0x7f /* [4u] read access to datapath error registers (ASI reused) */
#define ASI_PRIMARY 0x80 /* [4u] primary address space */
#define ASI_SECONDARY 0x81 /* [4u] secondary address space */
#define ASI_PRIMARY_NOFAULT 0x82 /* [4u] primary address space, no fault */
#define ASI_SECONDARY_NOFAULT 0x83 /* [4u] secondary address space, no fault */
#define ASI_PRIMARY_LITTLE 0x88 /* [4u] primary address space, little endian */
#define ASI_SECONDARY_LITTLE 0x89 /* [4u] secondary address space, little endian */
#define ASI_PRIMARY_NOFAULT_LITTLE 0x8a /* [4u] primary address space, no fault, little endian */
#define ASI_SECONDARY_NOFAULT_LITTLE 0x8b /* [4u] secondary address space, no fault, little endian */
#define ASI_PST8_PRIMARY 0xc0 /* [VIS] Eight 8-bit partial store, primary */
#define ASI_PST8_SECONDARY 0xc1 /* [VIS] Eight 8-bit partial store, secondary */
#define ASI_PST16_PRIMARY 0xc2 /* [VIS] Four 16-bit partial store, primary */
#define ASI_PST16_SECONDARY 0xc3 /* [VIS] Fout 16-bit partial store, secondary */
#define ASI_PST32_PRIMARY 0xc4 /* [VIS] Two 32-bit partial store, primary */
#define ASI_PST32_SECONDARY 0xc5 /* [VIS] Two 32-bit partial store, secondary */
#define ASI_PST8_PRIMARY_LITTLE 0xc8 /* [VIS] Eight 8-bit partial store, primary, little endian */
#define ASI_PST8_SECONDARY_LITTLE 0xc9 /* [VIS] Eight 8-bit partial store, secondary, little endian */
#define ASI_PST16_PRIMARY_LITTLE 0xca /* [VIS] Four 16-bit partial store, primary, little endian */
#define ASI_PST16_SECONDARY_LITTLE 0xcb /* [VIS] Fout 16-bit partial store, secondary, little endian */
#define ASI_PST32_PRIMARY_LITTLE 0xcc /* [VIS] Two 32-bit partial store, primary, little endian */
#define ASI_PST32_SECONDARY_LITTLE 0xcd /* [VIS] Two 32-bit partial store, secondary, little endian */
#define ASI_FL8_PRIMARY 0xd0 /* [VIS] One 8-bit load/store floating, primary */
#define ASI_FL8_SECONDARY 0xd1 /* [VIS] One 8-bit load/store floating, secondary */
#define ASI_FL16_PRIMARY 0xd2 /* [VIS] One 16-bit load/store floating, primary */
#define ASI_FL16_SECONDARY 0xd3 /* [VIS] One 16-bit load/store floating, secondary */
#define ASI_FL8_PRIMARY_LITTLE 0xd8 /* [VIS] One 8-bit load/store floating, primary, little endian */
#define ASI_FL8_SECONDARY_LITTLE 0xd9 /* [VIS] One 8-bit load/store floating, secondary, little endian */
#define ASI_FL16_PRIMARY_LITTLE 0xda /* [VIS] One 16-bit load/store floating, primary, little endian */
#define ASI_FL16_SECONDARY_LITTLE 0xdb /* [VIS] One 16-bit load/store floating, secondary, little endian */
#define ASI_BLOCK_COMMIT_PRIMARY 0xe0 /* [4u] block store with commit, primary */
#define ASI_BLOCK_COMMIT_SECONDARY 0xe1 /* [4u] block store with commit, secondary */
#define ASI_BLOCK_PRIMARY 0xf0 /* [4u] block load/store, primary */
#define ASI_BLOCK_SECONDARY 0xf1 /* [4u] block load/store, secondary */
#define ASI_BLOCK_PRIMARY_LITTLE 0xf8 /* [4u] block load/store, primary, little endian */
#define ASI_BLOCK_SECONDARY_LITTLE 0xf9 /* [4u] block load/store, secondary, little endian */
/*
* These are the shorter names used by Solaris
*/
#define ASI_N ASI_NUCLEUS
#define ASI_NL ASI_NUCLEUS_LITTLE
#define ASI_AIUP ASI_AS_IF_USER_PRIMARY
#define ASI_AIUS ASI_AS_IF_USER_SECONDARY
#define ASI_AIUPL ASI_AS_IF_USER_PRIMARY_LITTLE
#define ASI_AIUSL ASI_AS_IF_USER_SECONDARY_LITTLE
#define ASI_P ASI_PRIMARY
#define ASI_S ASI_SECONDARY
#define ASI_PNF ASI_PRIMARY_NOFAULT
#define ASI_SNF ASI_SECONDARY_NOFAULT
#define ASI_PL ASI_PRIMARY_LITTLE
#define ASI_SL ASI_SECONDARY_LITTLE
#define ASI_PNFL ASI_PRIMARY_NOFAULT_LITTLE
#define ASI_SNFL ASI_SECONDARY_NOFAULT_LITTLE
#define ASI_FL8_P ASI_FL8_PRIMARY
#define ASI_FL8_S ASI_FL8_SECONDARY
#define ASI_FL16_P ASI_FL16_PRIMARY
#define ASI_FL16_S ASI_FL16_SECONDARY
#define ASI_FL8_PL ASI_FL8_PRIMARY_LITTLE
#define ASI_FL8_SL ASI_FL8_SECONDARY_LITTLE
#define ASI_FL16_PL ASI_FL16_PRIMARY_LITTLE
#define ASI_FL16_SL ASI_FL16_SECONDARY_LITTLE
#define ASI_BLK_AIUP ASI_BLOCK_AS_IF_USER_PRIMARY
#define ASI_BLK_AIUPL ASI_BLOCK_AS_IF_USER_PRIMARY_LITTLE
#define ASI_BLK_AIUS ASI_BLOCK_AS_IF_USER_SECONDARY
#define ASI_BLK_AIUSL ASI_BLOCK_AS_IF_USER_SECONDARY_LITTLE
#define ASI_BLK_COMMIT_P ASI_BLOCK_COMMIT_PRIMARY
#define ASI_BLK_COMMIT_PRIMARY ASI_BLOCK_COMMIT_PRIMARY
#define ASI_BLK_COMMIT_S ASI_BLOCK_COMMIT_SECONDARY
#define ASI_BLK_COMMIT_SECONDARY ASI_BLOCK_COMMIT_SECONDARY
#define ASI_BLK_P ASI_BLOCK_PRIMARY
#define ASI_BLK_PL ASI_BLOCK_PRIMARY_LITTLE
#define ASI_BLK_S ASI_BLOCK_SECONDARY
#define ASI_BLK_SL ASI_BLOCK_SECONDARY_LITTLE
/* Alternative spellings */
#define ASI_PRIMARY_NO_FAULT ASI_PRIMARY_NOFAULT
#define ASI_PRIMARY_NO_FAULT_LITTLE ASI_PRIMARY_NOFAULT_LITTLE
#define ASI_SECONDARY_NO_FAULT ASI_SECONDARY_NOFAULT
#define ASI_SECONDARY_NO_FAULT_LITTLE ASI_SECONDARY_NOFAULT_LITTLE
#define PHYS_ASI(x) (((x) | 0x09) == 0x1d)
#define LITTLE_ASI(x) ((x) & ASI_LITTLE)
/*
* %tick: cpu cycle counter
*/
#define TICK_NPT 0x8000000000000000 /* trap on non priv access */
#define TICK_TICKS 0x7fffffffffffffff /* counter bits */
/*
* The following are 4u control registers
*/
/* Get the CPU's UPAID */
#define UPA_CR_MID(x) (((x)>>17)&0x1f)
#define CPU_UPAID UPA_CR_MID(ldxa(0, ASI_MID_REG))
/*
* [4u] MMU and Cache Control Register (MCCR)
* use ASI = 0x45
*/
#define ASI_MCCR ASI_LSU_CONTROL_REGISTER
#define MCCR 0x00
/* MCCR Bits and their meanings */
#define MCCR_DMMU_EN 0x08
#define MCCR_IMMU_EN 0x04
#define MCCR_DCACHE_EN 0x02
#define MCCR_ICACHE_EN 0x01
/*
* MMU control registers
*/
/* Choose an MMU */
#define ASI_DMMU 0x58
#define ASI_IMMU 0x50
/* Other assorted MMU ASIs */
#define ASI_IMMU_8KPTR 0x51
#define ASI_IMMU_64KPTR 0x52
#define ASI_IMMU_DATA_IN 0x54
#define ASI_IMMU_TLB_DATA 0x55
#define ASI_IMMU_TLB_TAG 0x56
#define ASI_DMMU_8KPTR 0x59
#define ASI_DMMU_64KPTR 0x5a
#define ASI_DMMU_DATA_IN 0x5c
#define ASI_DMMU_TLB_DATA 0x5d
#define ASI_DMMU_TLB_TAG 0x5e
/*
* The following are the control registers
* They work on both MMUs unless noted.
* III = cheetah only
*
* Register contents are defined later on individual registers.
*/
#define TSB_TAG_TARGET 0x0
#define TLB_DATA_IN 0x0
#define CTX_PRIMARY 0x08 /* primary context -- DMMU only */
#define CTX_SECONDARY 0x10 /* secondary context -- DMMU only */
#define SFSR 0x18
#define SFAR 0x20 /* fault address -- DMMU only */
#define TSB 0x28
#define TLB_TAG_ACCESS 0x30
#define VIRTUAL_WATCHPOINT 0x38
#define PHYSICAL_WATCHPOINT 0x40
#define TSB_PEXT 0x48 /* III primary ext */
#define TSB_SEXT 0x50 /* III 2ndary ext -- DMMU only */
#define TSB_NEXT 0x58 /* III nucleus ext */
/* Tag Target bits */
#define TAG_TARGET_VA_MASK 0x03ffffffffffffffffLL
#define TAG_TARGET_VA(x) (((x)<<22)&TAG_TARGET_VA_MASK)
#define TAG_TARGET_CONTEXT(x) ((x)>>48)
#define TAG_TARGET(c,v) ((((uint64_t)c)<<48)|(((uint64_t)v)&TAG_TARGET_VA_MASK))
/* SFSR bits for both D_SFSR and I_SFSR */
#define SFSR_ASI(x) ((x)>>16)
#define SFSR_FT_VA_OOR_2 0x02000 /* IMMU: jumpl or return to unsupportd VA */
#define SFSR_FT_VA_OOR_1 0x01000 /* fault at unsupported VA */
#define SFSR_FT_NFO 0x00800 /* DMMU: Access to page marked NFO */
#define SFSR_ILL_ASI 0x00400 /* DMMU: Illegal (unsupported) ASI */
#define SFSR_FT_IO_ATOMIC 0x00200 /* DMMU: Atomic access to noncacheable page */
#define SFSR_FT_ILL_NF 0x00100 /* DMMU: NF load or flush to page marked E (has side effects) */
#define SFSR_FT_PRIV 0x00080 /* Privilege violation */
#define SFSR_FT_E 0x00040 /* DMUU: value of E bit associated address */
#define SFSR_CTXT(x) (((x)>>4)&0x3)
#define SFSR_CTXT_IS_PRIM(x) (SFSR_CTXT(x)==0x00)
#define SFSR_CTXT_IS_SECOND(x) (SFSR_CTXT(x)==0x01)
#define SFSR_CTXT_IS_NUCLEUS(x) (SFSR_CTXT(x)==0x02)
#define SFSR_PRIV 0x00008 /* value of PSTATE.PRIV for faulting access */
#define SFSR_W 0x00004 /* DMMU: attempted write */
#define SFSR_OW 0x00002 /* Overwrite; prev vault was still valid */
#define SFSR_FV 0x00001 /* Fault is valid */
#define SFSR_FT (SFSR_FT_VA_OOR_2|SFSR_FT_VA_OOR_1|SFSR_FT_NFO|SFSR_ILL_ASI|SFSR_FT_IO_ATOMIC|SFSR_FT_ILL_NF|SFSR_FT_PRIV)
#define SFSR_BITS "\20\16VAT\15VAD\14NFO\13ASI\12A\11NF\10PRIV\7E\6NUCLEUS\5SECONDCTX\4PRIV\3W\2OW\1FV"
/* ASFR bits */
#define ASFR_ME 0x100000000LL
#define ASFR_PRIV 0x080000000LL
#define ASFR_ISAP 0x040000000LL
#define ASFR_ETP 0x020000000LL
#define ASFR_IVUE 0x010000000LL
#define ASFR_TO 0x008000000LL
#define ASFR_BERR 0x004000000LL
#define ASFR_LDP 0x002000000LL
#define ASFR_CP 0x001000000LL
#define ASFR_WP 0x000800000LL
#define ASFR_EDP 0x000400000LL
#define ASFR_UE 0x000200000LL
#define ASFR_CE 0x000100000LL
#define ASFR_ETS 0x0000f0000LL
#define ASFT_P_SYND 0x00000ffffLL
#define AFSR_BITS "\20" \
"\20ME\37PRIV\36ISAP\35ETP\34IVUE\33TO\32BERR\31LDP\30CP\27WP\26EDP" \
"\25UE\24CE"
/*
* Here's the spitfire TSB control register bits.
*
* Each TSB entry is 16-bytes wide. The TSB must be size aligned
*/
#define TSB_SIZE_512 0x0 /* 8kB, etc. */
#define TSB_SIZE_1K 0x01
#define TSB_SIZE_2K 0x02
#define TSB_SIZE_4K 0x03
#define TSB_SIZE_8K 0x04
#define TSB_SIZE_16K 0x05
#define TSB_SIZE_32K 0x06
#define TSB_SIZE_64K 0x07
#define TSB_SPLIT 0x1000
#define TSB_BASE 0xffffffffffffe000
/* TLB Tag Access bits */
#define TLB_TAG_ACCESS_VA 0xffffffffffffe000
#define TLB_TAG_ACCESS_CTX 0x0000000000001fff
/*
* TLB demap registers. TTEs are defined in v9pte.h
*
* Use the address space to select between IMMU and DMMU.
* The address of the register selects which context register
* to read the ASI from.
*
* The data stored in the register is interpreted as the VA to
* use. The DEMAP_CTX_<> registers ignore the address and demap the
* entire ASI.
*
*/
#define ASI_IMMU_DEMAP 0x57 /* [4u] IMMU TLB demap */
#define ASI_DMMU_DEMAP 0x5f /* [4u] IMMU TLB demap */
#define DEMAP_PAGE_NUCLEUS ((0x02)<<4) /* Demap page from kernel AS */
#define DEMAP_PAGE_PRIMARY ((0x00)<<4) /* Demap a page from primary CTXT */
#define DEMAP_PAGE_SECONDARY ((0x01)<<4) /* Demap page from secondary CTXT (DMMU only) */
#define DEMAP_CTX_NUCLEUS ((0x06)<<4) /* Demap all of kernel CTXT */
#define DEMAP_CTX_PRIMARY ((0x04)<<4) /* Demap all of primary CTXT */
#define DEMAP_CTX_SECONDARY ((0x05)<<4) /* Demap all of secondary CTXT */
/*
* Interrupt registers. This really gets hairy.
*/
/* IRSR -- Interrupt Receive Status Ragister */
#define ASI_IRSR 0x49
#define IRSR 0x00
#define IRSR_BUSY 0x020
#define IRSR_MID(x) (x&0x1f)
/* IRDR -- Interrupt Receive Data Registers */
#define ASI_IRDR 0x7f
#define IRDR_0H 0x40
#define IRDR_0L 0x48 /* unimplemented */
#define IRDR_1H 0x50
#define IRDR_1L 0x58 /* unimplemented */
#define IRDR_2H 0x60
#define IRDR_2L 0x68 /* unimplemented */
#define IRDR_3H 0x70 /* unimplemented */
#define IRDR_3L 0x78 /* unimplemented */
/* SOFTINT ASRs */
#define SET_SOFTINT %asr20 /* Sets these bits */
#define CLEAR_SOFTINT %asr21 /* Clears these bits */
#define SOFTINT %asr22 /* Reads the register */
#define TICK_CMPR %asr23
#define TICK_INT 0x01 /* level-14 clock tick */
#define SOFTINT1 (0x1<<1)
#define SOFTINT2 (0x1<<2)
#define SOFTINT3 (0x1<<3)
#define SOFTINT4 (0x1<<4)
#define SOFTINT5 (0x1<<5)
#define SOFTINT6 (0x1<<6)
#define SOFTINT7 (0x1<<7)
#define SOFTINT8 (0x1<<8)
#define SOFTINT9 (0x1<<9)
#define SOFTINT10 (0x1<<10)
#define SOFTINT11 (0x1<<11)
#define SOFTINT12 (0x1<<12)
#define SOFTINT13 (0x1<<13)
#define SOFTINT14 (0x1<<14)
#define SOFTINT15 (0x1<<15)
/* Interrupt Dispatch -- usually reserved for cross-calls */
#define ASR_IDSR 0x48 /* Interrupt dispatch status reg */
#define IDSR 0x00
#define IDSR_NACK 0x02
#define IDSR_BUSY 0x01
#define ASI_INTERRUPT_DISPATCH 0x77 /* [4u] spitfire interrupt dispatch regs */
#define IDCR(x) (((x)<<14)&0x70) /* Store anything to this address to dispatch crosscall to CPU (x) */
#define IDDR_0H 0x40 /* Store data to send in these regs */
#define IDDR_0L 0x48 /* unimplemented */
#define IDDR_1H 0x50
#define IDDR_1L 0x58 /* unimplemented */
#define IDDR_2H 0x60
#define IDDR_2L 0x68 /* unimplemented */
#define IDDR_3H 0x70 /* unimplemented */
#define IDDR_3L 0x78 /* unimplemented */
/*
* Error registers
*/
/* Since we won't try to fix async errs, we don't care about the bits in the regs */
#define ASI_AFAR 0x4d /* Asynchronous fault address register */
#define AFAR 0x00
#define ASI_AFSR 0x4c /* Asynchronous fault status register */
#define AFSR 0x00
#define ASI_P_EER 0x4b /* Error enable register */
#define P_EER 0x00
#define P_EER_ISAPEN 0x04 /* Enable fatal on ISAP */
#define P_EER_NCEEN 0x02 /* Enable trap on uncorrectable errs */
#define P_EER_CEEN 0x01 /* Enable trap on correctable errs */
#define ASI_DATAPATH_READ 0x7f /* Read the regs */
#define ASI_DATAPATH_WRITE 0x77 /* Write to the regs */
#define P_DPER_0 0x00 /* Datapath err reg 0 */
#define P_DPER_1 0x18 /* Datapath err reg 1 */
#define P_DCR_0 0x20 /* Datapath control reg 0 */
#define P_DCR_1 0x38 /* Datapath control reg 0 */
/* From sparc64/asm.h which I think I'll deprecate since it makes bus.h a pain. */
#ifndef _LOCORE
/*
* GCC __asm constructs for doing assembly stuff.
*/
/*
* ``Routines'' to load and store from/to alternate address space.
* The location can be a variable, the asi value (address space indicator)
* must be a constant.
*
* N.B.: You can put as many special functions here as you like, since
* they cost no kernel space or time if they are not used.
*
* These were static inline functions, but gcc screws up the constraints
* on the address space identifiers (the "n"umeric value part) because
* it inlines too late, so we have to use the funny valued-macro syntax.
*/
/*
* Apparently the definition of bypass ASIs is that they all use the
* D$ so we need to flush the D$ to make sure we don't get data pollution.
*/
/* Generate ld*a/st*a functions for non-constant ASI's. */
#define LDNC_GEN(tp, o) \
extern __inline tp o ## _nc(paddr_t, int); \
extern __inline tp \
o ## _nc(paddr_t va, int asi) \
{ \
tp r; \
__asm __volatile( \
"wr %2, 0, %%asi;" #o " [%1] %%asi, %0" \
: "=r" (r) \
: "r" ((volatile tp *)va), "r" (asi)); \
return (r); \
} \
extern __inline tp o ## _asi(paddr_t); \
extern __inline tp \
o ## _asi(paddr_t va) \
{ \
tp r; \
__asm __volatile( \
#o " [%1] %%asi, %0" \
: "=r" (r) \
: "r" ((volatile tp *)va)); \
return (r); \
}
LDNC_GEN(u_char, lduba);
LDNC_GEN(u_short, lduha);
LDNC_GEN(u_int, lduwa);
LDNC_GEN(u_int64_t, ldxa);
LDNC_GEN(int, lda);
#define LDC_GEN(va, asi, op, opa, type) ({ \
type __r ## op ## type; \
if(asi == ASI_PRIMARY || \
(sizeof(type) == 1 && asi == ASI_PRIMARY_LITTLE)) \
__r ## op ## type = *((volatile type *)va); \
/*__asm __volatile(#op " [%1], %0" \
: "=r" (__r ## op ## type) : "r" (va));*/ \
else \
__asm __volatile(#opa " [%1] " #asi ", %0" \
: "=r" (__r ## op ## type) \
: "r" ((volatile type *)va)); \
__r ## op ## type; \
})
#ifdef __OPTIMIZE__
#define LD_GENERIC(va, asi, op, type) (__builtin_constant_p(asi) ? \
LDC_GEN(va, asi, op, op ## a, type) : op ## a_nc(va, asi))
#else
#define LD_GENERIC(va, asi, op, type) (op ## a_nc(va, asi))
#endif
#define lduba(va, asi) LD_GENERIC(va, asi, ldub, u_char)
#define lduha(va, asi) LD_GENERIC(va, asi, lduh, u_short)
#define lduwa(va, asi) LD_GENERIC(va, asi, lduw, u_int)
#define ldxa(va, asi) LD_GENERIC(va, asi, ldx, u_int64_t)
#define ldua(va, asi) LD_GENERIC(va, asi, ldu, u_int)
#define lda(va, asi) LD_GENERIC(va, asi, ld, int)
#define STNC_GEN(tp, o) \
extern __inline void o ## _nc(paddr_t, int, tp); \
extern __inline void \
o ## _nc(paddr_t va, int asi, tp val) \
{ \
__asm __volatile( \
"wr %2, 0, %%asi;" #o " %0, [%1] %%asi" \
: \
: "r" (val), "r" ((volatile tp *)va), "r" (asi)); \
} \
extern __inline void o ## _asi(paddr_t, tp); \
extern __inline void \
o ## _asi(paddr_t va, tp val) \
{ \
__asm __volatile( \
#o " %0, [%1] %%asi" \
: \
: "r" (val), "r" ((volatile tp *)va) ); \
}
STNC_GEN(u_char, stba);
STNC_GEN(u_short, stha);
STNC_GEN(u_int, stwa);
STNC_GEN(u_int64_t, stxa);
STNC_GEN(u_int, sta);
#define STC_GEN(va, asi, val, op, opa, type) ({ \
if(asi == ASI_PRIMARY || \
(sizeof(type) == 1 && asi == ASI_PRIMARY_LITTLE)) \
*((volatile type *)va) = val; \
/*__asm __volatile(#op " %0, [%1] " \
: : "r" (val), "r" ((volatile type *)va));*/ \
else \
__asm __volatile(#opa " %0, [%1] " #asi \
: : "r" (val), "r" ((volatile type *)va)); \
})
#ifdef __OPTIMIZE__
#define ST_GENERIC(va, asi, val, op, type) (__builtin_constant_p(asi) ? \
STC_GEN(va, asi, val, op, op ## a, type) : op ## a_nc(va, asi, val))
#else
#define ST_GENERIC(va, asi, val, op, type) (op ## a_nc(va, asi, val))
#endif
#define stba(va, asi, val) ST_GENERIC(va, asi, val, stb, u_int8_t)
#define stha(va, asi, val) ST_GENERIC(va, asi, val, sth, u_int16_t)
#define stwa(va, asi, val) ST_GENERIC(va, asi, val, stw, u_int32_t)
#define stxa(va, asi, val) ST_GENERIC(va, asi, val, stx, u_int64_t)
#define sta(va, asi, val) ST_GENERIC(va, asi, val, st, u_int)
#define membar(mask) do { \
__asm __volatile("membar %0" : : "n" (mask) : "memory"); \
} while (0)
#define rd(name) ({ \
u_int64_t __sr; \
__asm __volatile("rd %%" #name ", %0" : "=r" (__sr) :); \
__sr; \
})
#define wr(name, val, xor) do { \
__asm __volatile("wr %0, %1, %%" #name \
: : "r" (val), "rI" (xor)); \
} while (0)
#define rdpr(name) ({ \
u_int64_t __pr; \
__asm __volatile("rdpr %%" #name", %0" : "=r" (__pr) :); \
__pr; \
})
#define wrpr(name, val, xor) do { \
__asm __volatile("wrpr %0, %1, %%" #name \
: : "r" (val), "rI" (xor)); \
} while (0)
extern __inline void asi_set(int);
extern __inline
void asi_set(int asi)
{
wr(asi, asi, 0);
}
extern __inline u_int8_t asi_get(void);
extern __inline
u_int8_t asi_get()
{
return rd(asi);
}
static __inline u_long
intr_disable(void)
{
u_long s;
s = rdpr(pstate);
wrpr(pstate, s & ~PSTATE_IE, 0);
return (s);
}
#define intr_restore(s) wrpr(pstate, (s), 0)
/*
* In some places, it is required that the store is directly followed by a
* membar #Sync. Don't trust the compiler to not insert instructions in
* between. We also need to disable interrupts completely.
*/
#define stxa_sync(va, asi, val) do { \
u_long stxa_sync_s; \
stxa_sync_s = intr_disable(); \
if(PHYS_ASI(asi)) { \
__asm __volatile( \
"stxa %g0, [%0] #ASI_DCACHE_TAG; membar #Sync" \
: : "r" (va & ~0x1f)); \
} \
__asm __volatile("stxa %0, [%1] %2; membar #Sync" \
: : "r" (val), "r" (va), "n" (asi)); \
if(PHYS_ASI(asi)) { \
__asm __volatile( \
"stxa %g0, [%0] #ASI_DCACHE_TAG; membar #Sync" \
: : "r" (va & ~0x1f)); \
} \
intr_restore(stxa_sync_s); \
} while (0)
/* flush address from data cache */
#define flush(loc) ({ \
__asm __volatile("flush %0" : : \
"r" ((unsigned long)(loc))); \
})
/* The following two enable or disable the dcache in the LSU control register */
#define dcenable() ({ \
int res; \
__asm __volatile("ldxa [%%g0] %1,%0; or %0,%2,%0; stxa %0,[%%g0] %1; membar #Sync" \
: "r" (res) : "n" (ASI_MCCR), "n" (MCCR_DCACHE_EN)); \
})
#define dcdisable() ({ \
int res; \
__asm __volatile("ldxa [%%g0] %1,%0; andn %0,%2,%0; stxa %0,[%%g0] %1; membar #Sync" \
: "r" (res) : "n" (ASI_MCCR), "n" (MCCR_DCACHE_EN)); \
})
/*
* SPARC V9 memory barrier instructions.
*/
/* Make all stores complete before next store */
#define membar_storestore() membar(StoreStore)
/* Make all loads complete before next store */
#define membar_loadstore() membar(LoadStore)
/* Make all stores complete before next load */
#define membar_storeload() membar(StoreLoad)
/* Make all loads complete before next load */
#define membar_loadload() membar(LoadLoad)
/* Complete all outstanding memory operations and exceptions */
#define membar_sync() membar(Sync)
/* Complete all outstanding memory operations */
#define membar_memissue() membar(MemIssue)
/* Complete all outstanding stores before any new loads */
#define membar_lookaside() membar(Lookaside)
/* read 64-bit %tick register */
#define tick() ({ \
register u_long _tick_tmp; \
__asm __volatile("rdpr %%tick, %0" : "=r" (_tick_tmp) :); \
_tick_tmp; \
})
extern void next_tick(long);
#endif
|