1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
|
/* $OpenBSD: psl.h,v 1.26 2009/03/15 19:40:40 miod Exp $ */
/* $NetBSD: psl.h,v 1.20 2001/04/13 23:30:05 thorpej Exp $ */
/*
* Copyright (c) 1992, 1993
* The Regents of the University of California. All rights reserved.
*
* This software was developed by the Computer Systems Engineering group
* at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and
* contributed to Berkeley.
*
* All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the University of
* California, Lawrence Berkeley Laboratory.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* @(#)psl.h 8.1 (Berkeley) 6/11/93
*/
#ifndef _SPARC64_PSL_
#define _SPARC64_PSL_
/* Interesting spl()s */
#define PIL_SCSI 3
#define PIL_FDSOFT 4
#define PIL_AUSOFT 4
#define PIL_BIO 5
#define PIL_VIDEO 5
#define PIL_TTY 6
#define PIL_LPT 6
#define PIL_NET 6
#define PIL_VM 7
#define PIL_AUD 8
#define PIL_CLOCK 10
#define PIL_FD 11
#define PIL_SER 12
#define PIL_STATCLOCK 14
#define PIL_HIGH 15
#define PIL_SCHED PIL_STATCLOCK
#define PIL_LOCK PIL_HIGH
/*
* SPARC V9 CCR register
*/
#define ICC_C 0x01L
#define ICC_V 0x02L
#define ICC_Z 0x04L
#define ICC_N 0x08L
#define XCC_SHIFT 4
#define XCC_C (ICC_C<<XCC_SHIFT)
#define XCC_V (ICC_V<<XCC_SHIFT)
#define XCC_Z (ICC_Z<<XCC_SHIFT)
#define XCC_N (ICC_N<<XCC_SHIFT)
/*
* SPARC V9 PSTATE register (what replaces the PSR in V9)
*
* Here's the layout:
*
* 11 10 9 8 7 6 5 4 3 2 1 0
* +------------------------------------------------------------+
* | IG | MG | CLE | TLE | MM | RED | PEF | AM | PRIV | IE | AG |
* +------------------------------------------------------------+
*/
#define PSTATE_IG 0x800 /* enable spitfire interrupt globals */
#define PSTATE_MG 0x400 /* enable spitfire MMU globals */
#define PSTATE_CLE 0x200 /* current little endian */
#define PSTATE_TLE 0x100 /* traps little endian */
#define PSTATE_MM 0x0c0 /* memory model */
#define PSTATE_MM_TSO 0x000 /* total store order */
#define PSTATE_MM_PSO 0x040 /* partial store order */
#define PSTATE_MM_RMO 0x080 /* Relaxed memory order */
#define PSTATE_RED 0x020 /* RED state */
#define PSTATE_PEF 0x010 /* enable floating point */
#define PSTATE_AM 0x008 /* 32-bit address masking */
#define PSTATE_PRIV 0x004 /* privileged mode */
#define PSTATE_IE 0x002 /* interrupt enable */
#define PSTATE_AG 0x001 /* enable alternate globals */
#define PSTATE_BITS "\20\14IG\13MG\12CLE\11TLE\10\7MM\6RED\5PEF\4AM\3PRIV\2IE\1AG"
/*
* 32-bit code requires TSO or at best PSO since that's what's supported on
* SPARC V8 and earlier machines.
*
* 64-bit code sets the memory model in the ELF header.
*
* We're running kernel code in TSO for the moment so we don't need to worry
* about possible memory barrier bugs.
*/
#define PSTATE_PROM (PSTATE_MM_TSO|PSTATE_PRIV)
#define PSTATE_NUCLEUS (PSTATE_MM_TSO|PSTATE_PRIV|PSTATE_AG)
#define PSTATE_KERN (PSTATE_MM_TSO|PSTATE_PRIV)
#define PSTATE_INTR (PSTATE_KERN|PSTATE_IE)
#define PSTATE_USER32 (PSTATE_MM_TSO|PSTATE_AM|PSTATE_IE)
#define PSTATE_USER (PSTATE_MM_RMO|PSTATE_IE)
/*
* SPARC V9 TSTATE register
*
* 39 32 31 24 23 18 17 8 7 5 4 0
* +-----+-----+-----+--------+---+-----+
* | CCR | ASI | - | PSTATE | - | CWP |
* +-----+-----+-----+--------+---+-----+
*/
#define TSTATE_CWP 0x01f
#define TSTATE_PSTATE 0x6ff00
#define TSTATE_PSTATE_SHIFT 8
#define TSTATE_ASI 0xff000000LL
#define TSTATE_ASI_SHIFT 24
#define TSTATE_CCR 0xff00000000LL
#define TSTATE_CCR_SHIFT 32
/* Leftover SPARC V8 PSTATE stuff */
#define PSR_ICC 0x00f00000
#define PSRCC_TO_TSTATE(x) (((int64_t)(x)&PSR_ICC)<<(TSTATE_CCR_SHIFT-19))
#define TSTATECCR_TO_PSR(x) (((x)&TSTATE_CCR)>>(TSTATE_CCR_SHIFT-19))
/*
* These are here to simplify life.
*/
#define TSTATE_IG (PSTATE_IG<<TSTATE_PSTATE_SHIFT)
#define TSTATE_MG (PSTATE_MG<<TSTATE_PSTATE_SHIFT)
#define TSTATE_CLE (PSTATE_CLE<<TSTATE_PSTATE_SHIFT)
#define TSTATE_TLE (PSTATE_TLE<<TSTATE_PSTATE_SHIFT)
#define TSTATE_MM (PSTATE_MM<<TSTATE_PSTATE_SHIFT)
#define TSTATE_MM_TSO (PSTATE_MM_TSO<<TSTATE_PSTATE_SHIFT)
#define TSTATE_MM_PSO (PSTATE_MM_PSO<<TSTATE_PSTATE_SHIFT)
#define TSTATE_MM_RMO (PSTATE_MM_RMO<<TSTATE_PSTATE_SHIFT)
#define TSTATE_RED (PSTATE_RED<<TSTATE_PSTATE_SHIFT)
#define TSTATE_PEF (PSTATE_PEF<<TSTATE_PSTATE_SHIFT)
#define TSTATE_AM (PSTATE_AM<<TSTATE_PSTATE_SHIFT)
#define TSTATE_PRIV (PSTATE_PRIV<<TSTATE_PSTATE_SHIFT)
#define TSTATE_IE (PSTATE_IE<<TSTATE_PSTATE_SHIFT)
#define TSTATE_AG (PSTATE_AG<<TSTATE_PSTATE_SHIFT)
#define TSTATE_BITS "\20\14IG\13MG\12CLE\11TLE\10\7MM\6RED\5PEF\4AM\3PRIV\2IE\1AG"
#define TSTATE_KERN ((PSTATE_KERN)<<TSTATE_PSTATE_SHIFT)
#define TSTATE_USER ((PSTATE_USER)<<TSTATE_PSTATE_SHIFT)
/*
* SPARC V9 VER version register.
*
* 63 48 47 32 31 24 23 16 15 8 7 5 4 0
* +-------+------+------+-----+-------+---+--------+
* | manuf | impl | mask | - | maxtl | - | maxwin |
* +-------+------+------+-----+-------+---+--------+
*
*/
#define VER_MANUF 0xffff000000000000ULL
#define VER_MANUF_SHIFT 48
#define VER_IMPL 0x0000ffff00000000ULL
#define VER_IMPL_SHIFT 32
#define VER_MASK 0x00000000ff000000ULL
#define VER_MASK_SHIFT 24
#define VER_MAXTL 0x000000000000ff00ULL
#define VER_MAXTL_SHIFT 8
#define VER_MAXWIN 0x000000000000001fULL
#define IMPL_SPARC64 0x01 /* SPARC64 */
#define IMPL_SPARC64_II 0x02 /* SPARC64-II */
#define IMPL_SPARC64_III 0x03 /* SPARC64-III */
#define IMPL_SPARC64_IV 0x04 /* SPARC64-IV */
#define IMPL_ZEUS 0x05 /* SPARC64-V */
#define IMPL_OLYMPUS_C 0x06 /* SPARC64-VI */
#define IMPL_JUPITER 0x07 /* SPARC64-VII */
#define IMPL_SPITFIRE 0x10 /* UltraSPARC */
#define IMPL_BLACKBIRD 0x11 /* UltraSPARC-II */
#define IMPL_SABRE 0x12 /* UltraSPARC-IIi */
#define IMPL_HUMMINGBIRD 0x13 /* UltraSPARC-IIe */
#define IMPL_CHEETAH 0x14 /* UltraSPARC-III */
#define IMPL_CHEETAH_PLUS 0x15 /* UltraSPARC-III+ */
#define IMPL_JALAPENO 0x16 /* UltraSPARC-IIIi */
#define IMPL_JAGUAR 0x18 /* UltraSPARC-IV */
#define IMPL_PANTHER 0x19 /* UltraSPARC-IV+ */
#define IMPL_SERRANO 0x22 /* UltraSPARC-IIIi+ */
/*
* Here are a few things to help us transition between user and kernel mode:
*/
/* Memory models */
#define KERN_MM PSTATE_MM_TSO
#define USER_MM PSTATE_MM_RMO
/*
* Register window handlers. These point to generic routines that check the
* stack pointer and then vector to the real handler. We could optimize this
* if we could guarantee only 32-bit or 64-bit stacks.
*/
#define WSTATE_KERN 027
#define WSTATE_USER 022
#define CWP 0x01f
/* 64-byte alignment -- this seems the best place to put this. */
#define BLOCK_SIZE 64
#define BLOCK_ALIGN 0x3f
#if defined(_KERNEL) && !defined(_LOCORE)
extern u_int64_t ver; /* Copy of v9 version register. We need to read this only once, in locore.s. */
#ifndef SPLDEBUG
extern __inline void splx(int);
#endif
#ifdef DIAGNOSTIC
/*
* Although this function is implemented in MI code, it must be in this MD
* header because we don't want this header to include MI includes.
*/
void splassert_fail(int, int, const char *);
extern int splassert_ctl;
void splassert_check(int, const char *);
#define splassert(__wantipl) do { \
if (splassert_ctl > 0) { \
splassert_check(__wantipl, __func__); \
} \
} while (0)
#define splsoftassert(wantipl) splassert(wantipl)
#else
#define splassert(wantipl) do { /* nada */ } while (0)
#define splsoftassert(wantipl) do { /* nada */ } while (0)
#endif
/*
* GCC pseudo-functions for manipulating privileged registers
*/
extern __inline u_int64_t getpstate(void);
extern __inline
u_int64_t getpstate()
{
return (sparc_rdpr(pstate));
}
extern __inline void setpstate(u_int64_t);
extern __inline void setpstate(u_int64_t newpstate)
{
sparc_wrpr(pstate, newpstate, 0);
}
extern __inline int getcwp(void);
extern __inline
int getcwp()
{
return (sparc_rdpr(cwp));
}
extern __inline void setcwp(u_int64_t);
extern __inline void
setcwp(u_int64_t newcwp)
{
sparc_wrpr(cwp, newcwp, 0);
}
extern __inline u_int64_t getver(void);
extern __inline
u_int64_t getver()
{
return (sparc_rdpr(ver));
}
extern __inline u_int64_t intr_disable(void);
extern __inline u_int64_t
intr_disable()
{
u_int64_t s;
s = sparc_rdpr(pstate);
sparc_wrpr(pstate, s & ~PSTATE_IE, 0);
return (s);
}
extern __inline void intr_restore(u_int64_t);
extern __inline void
intr_restore(u_int64_t s)
{
sparc_wrpr(pstate, s, 0);
}
extern __inline void stxa_sync(u_int64_t, u_int64_t, u_int64_t);
extern __inline void
stxa_sync(u_int64_t va, u_int64_t asi, u_int64_t val)
{
u_int64_t s = intr_disable();
stxa_nc(va, asi, val);
membar(Sync);
intr_restore(s);
}
/*
* GCC pseudo-functions for manipulating PIL
*/
#ifdef SPLDEBUG
void prom_printf(const char *fmt, ...);
extern int printspl;
#define SPLPRINT(x) if(printspl) { int i=10000000; prom_printf x ; while(i--); }
#define SPL(name, newpil) \
extern __inline int name##X(const char *, int); \
extern __inline int name##X(const char *file, int line) \
{ \
u_int64_t oldpil = sparc_rdpr(pil); \
SPLPRINT(("{%s:%d %d=>%d}", file, line, oldpil, newpil)); \
sparc_wrpr(pil, newpil, 0); \
return (oldpil); \
}
/* A non-priority-decreasing version of SPL */
#define SPLHOLD(name, newpil) \
extern __inline int name##X(const char *, int); \
extern __inline int name##X(const char * file, int line) \
{ \
int oldpil = sparc_rdpr(pil); \
if (__predict_false((u_int64_t)newpil <= oldpil)) \
return (oldpil); \
SPLPRINT(("{%s:%d %d->!d}", file, line, oldpil, newpil)); \
sparc_wrpr(pil, newpil, 0); \
return (oldpil); \
}
#else
#define SPLPRINT(x)
#define SPL(name, newpil) \
extern __inline int name(void); \
extern __inline int name() \
{ \
int oldpil; \
__asm __volatile(" rdpr %%pil, %0 \n" \
" wrpr %%g0, %1, %%pil \n" \
: "=&r" (oldpil) \
: "n" (newpil) \
: "%g0"); \
__asm __volatile("" : : : "memory"); \
return (oldpil); \
}
/* A non-priority-decreasing version of SPL */
#define SPLHOLD(name, newpil) \
extern __inline int name(void); \
extern __inline int name() \
{ \
int oldpil; \
\
if (newpil <= 1) { \
__asm __volatile(" rdpr %%pil, %0 \n" \
" brnz,pn %0, 1f \n" \
" nop \n" \
" wrpr %%g0, %1, %%pil \n" \
"1: \n" \
: "=&r" (oldpil) \
: "I" (newpil) \
: "%g0"); \
} else { \
__asm __volatile(" rdpr %%pil, %0 \n" \
" cmp %0, %1 - 1 \n" \
" bgu,pn %%xcc, 1f \n" \
" nop \n" \
" wrpr %%g0, %1, %%pil \n" \
"1: \n" \
: "=&r" (oldpil) \
: "I" (newpil) \
: "cc"); \
} \
__asm __volatile("" : : : "memory"); \
return (oldpil); \
}
#endif
SPL(spl0, 0)
SPLHOLD(splsoftint, 1)
#define splsoftclock splsoftint
#define splsoftnet splsoftint
/* audio software interrupts are at software level 4 */
SPLHOLD(splausoft, PIL_AUSOFT)
/* floppy software interrupts are at software level 4 too */
SPLHOLD(splfdsoft, PIL_FDSOFT)
/* Block devices */
SPLHOLD(splbio, PIL_BIO)
/* network hardware interrupts are at level 6 */
SPLHOLD(splnet, PIL_NET)
/* tty input runs at software level 6 */
SPLHOLD(spltty, PIL_TTY)
/* parallel port runs at software level 6 */
SPLHOLD(spllpt, PIL_LPT)
/*
* Memory allocation (must be as high as highest network, tty, or disk device)
*/
SPLHOLD(splvm, PIL_VM)
SPLHOLD(splclock, PIL_CLOCK)
/* fd hardware interrupts are at level 11 */
SPLHOLD(splfd, PIL_FD)
/* zs hardware interrupts are at level 12 */
SPLHOLD(splzs, PIL_SER)
SPLHOLD(splserial, PIL_SER)
/* audio hardware interrupts are at level 13 */
SPLHOLD(splaudio, PIL_AUD)
/* second sparc timer interrupts at level 14 */
SPLHOLD(splstatclock, PIL_STATCLOCK)
SPLHOLD(splsched, PIL_SCHED)
SPLHOLD(spllock, PIL_LOCK)
SPLHOLD(splhigh, PIL_HIGH)
/* splx does not have a return value */
#ifdef SPLDEBUG
#define spl0() spl0X(__FILE__, __LINE__)
#define splsoftint() splsoftintX(__FILE__, __LINE__)
#define splausoft() splausoftX(__FILE__, __LINE__)
#define splfdsoft() splfdsoftX(__FILE__, __LINE__)
#define splbio() splbioX(__FILE__, __LINE__)
#define splnet() splnetX(__FILE__, __LINE__)
#define spltty() splttyX(__FILE__, __LINE__)
#define spllpt() spllptX(__FILE__, __LINE__)
#define splvm() splvmX(__FILE__, __LINE__)
#define splclock() splclockX(__FILE__, __LINE__)
#define splfd() splfdX(__FILE__, __LINE__)
#define splzs() splzsX(__FILE__, __LINE__)
#define splserial() splzerialX(__FILE__, __LINE__)
#define splaudio() splaudioX(__FILE__, __LINE__)
#define splstatclock() splstatclockX(__FILE__, __LINE__)
#define splsched() splschedX(__FILE__, __LINE__)
#define spllock() spllockX(__FILE__, __LINE__)
#define splhigh() splhighX(__FILE__, __LINE__)
#define splx(x) splxX((x),__FILE__, __LINE__)
extern __inline void splxX(u_int64_t, const char *, int);
extern __inline void
splxX(u_int64_t newpil, const char *file, int line)
#else
extern __inline void splx(int newpil)
#endif
{
#ifdef SPLDEBUG
u_int64_t oldpil = sparc_rdpr(pil);
SPLPRINT(("{%d->%d}", oldpil, newpil));
#endif
sparc_wrpr(pil, newpil, 0);
}
#endif /* KERNEL && !_LOCORE */
#endif /* _SPARC64_PSL_ */
|
