1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
|
/* $OpenBSD: ka410.h,v 1.3 1997/09/10 11:47:06 maja Exp $ */
/* $NetBSD: ka410.h,v 1.2 1997/02/19 10:06:05 ragge Exp $ */
/*
* Copyright (c) 1996 Ludd, University of Lule}, Sweden.
* All rights reserved.
*
* This code is derived from software contributed to Ludd by Bertram Barth.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed at Ludd, University of
* Lule}, Sweden and its contributors.
* 4. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/*
* Definition for I/O addresses of
*
* MicroVAX 2000 (TeamMate)
* VAXstation 2000 (VAXstar)
*/
#define KA410_SIDEX 0x20040004 /* SID extension register */
#define KA410_CFGTST 0x20020000 /* Configuration and Test register */
#define KA410_IORESET 0x20020000 /* I/O Reset register */
#define KA410_ROM_BASE 0x20040000 /* System module ROM */
#define KA410_ROM_END 0x2007FFFF
#define KA410_ROM_SIZE 0x40000
#define KA410_IVN_BASE 0x20040020 /* Interrupt Vector Numbers */
#define KA410_IVN_END 0x2004003F
#define KA410_IVN_SIZE 0x20
#define KA410_HLTCOD 0x20080000 /* Halt Code Register */
#define KA410_MSER 0x20080004 /* Memory System Error register */
#define KA410_MEAR 0x20080008 /* Memory Error Address register */
#define KA410_INTMSK 0x2008000C /* Interrupt Mask register */
#define KA410_VDCORG 0x2008000D /* Video Controller Origin Register */
#define KA410_VDCSEL 0x2008000E /* Video Controller Select Register */
#define KA410_INTREQ 0x2008000F /* Interrupt Request register */
#define KA410_INTCLR 0x2008000F /* Interrupt Request clear register */
/*
* Other fixed addresses which should be mapped
*/
#define KA410_CPU_BASE ((struct ka410_cpu *)0x20080000)
#define KA410_CPU_END 0x200800FF
#define KA410_CPU_SIZE 0x100
#define KA410_NWA_BASE 0x20090000 /* Network Address ROM */
#define KA410_NWA_END 0x2009007F
#define KA410_NWA_SIZE 0x80
#define KA410_SER_BASE 0x200A0000 /* Serial line controller */
#define KA410_SER_END 0x200A000F
#define KA410_SER_SIZE 0x10
#define KA410_WAT_BASE ((struct ka410_clock *)0x200B0000)/* TOY clock */
#define KA410_WAT_END 0x200B00FF
#define KA410_WAT_SIZE 0x100
#define KA410_DKC_BASE 0x200C0000 /* Disk Controller Ports */
#define KA410_DKC_END 0x200C0007
#define KA410_DKC_SIZE 0x08
#define KA410_SCS_BASE 0x200C0080 /* Tape (SCSI) Controller Chip */
#define KA410_SCS_END 0x200C009F
#define KA410_SCS_SIZE 0x20
#define KA410_DMA_BASE 0x200D0000 /* Disk Data buffer RAM */
#define KA410_DMA_END 0x200D3FFF
#define KA410_DMA_SIZE 0x4000
#define KA410_LAN_BASE 0x200E0000 /* LANCE chip registers */
#define KA410_LAN_END 0x200E0007
#define KA410_LAN_SIZE 0x08
#define KA410_CUR_BASE 0x200F0000 /* Monochrome video cursor chip */
#define KA410_CUR_END 0x200F0007
#define KA410_CUR_SIZE 0x08
#define KA410_SCS_DADR 0x200C00A0 /* Tape(SCSI) DMA address register */
#define KA410_SCS_DCNT 0x200C00C0 /* Tape(SCSI) DMA byte count reg. */
#define KA410_SCS_DDIR 0x200C00C4 /* Tape(SCSI) DMA transfer direction */
#define KA410_CUR_CMD 0x200F0000 /* Cursor Command Register */
#define KA410_CUR_XPOS 0x200F0004 /* Cursor X position */
#define KA410_CUR_YPOS 0x200F0008 /* Cursor Y position */
#define KA410_CUR_XMIN1 0x200F000C /* Region 1 left edge */
#define KA410_CUR_XMAX1 0x200F0010 /* Region 1 right edge */
#define KA410_CUR_YMIN1 0x200F0014 /* Region 1 top edge */
#define KA410_CUR_YMAX1 0x200F0018 /* Region 1 bottom edge */
#define KA410_CUR_XMIN2 0x200F002C /* Region 2 left edge */
#define KA410_CUR_XMAX2 0x200F0030 /* Region 2 right edge */
#define KA410_CUR_YMIN2 0x200F0034 /* Region 2 top edge */
#define KA410_CUR_YMAX2 0x200F0038 /* Region 2 bottom edge */
/*
* Definitions for the Configuration and Test Register
*/
#define KA410_CFG_MULTU 0x80 /* MicroVAX or VAXstation */
#define KA410_CFG_NETOPT 0x40 /* Network option present */
#define KA410_CFG_L3CON 0x20 /* Console on line #3 of dc */
#define KA410_CFG_CURTEST 0x10 /* Cursor Test (monochrom) */
#define KA410_CFG_VIDOPT 0x08 /* Video option present */
#define KA410_CFG_MEMSZ 0x07 /* Memory option type/size */
#define KA410_CFG_0MB 0x00 /* No additional Memory board */
#define KA410_CFG_1MB 0x01
#define KA410_CFG_2MB 0x02
#define KA410_CFG_4MB 0x03
#define KA410_CFG_6MB 0x04
#define KA410_CFG_8MB 0x05
#define KA410_CFG_12MB 0x06
#define KA410_CFG_14MB 0x07
/*
* interrupt request-, clear-, and mask register
*/
extern volatile unsigned char *ka410_intreq;
extern volatile unsigned char *ka410_intclr;
extern volatile unsigned char *ka410_intmsk;
#define INTR_SR (1<<7) /* Serial line receiver or silo full */
#define INTR_ST (1<<6) /* Serial line transmitter done */
#define INTR_NP (1<<5) /* Network controller primary */
#define INTR_NS (1<<4) /* Network controller secondary */
#define INTR_VF (1<<3) /* Video end of frame */
#define INTR_VS (1<<2) /* Video secondary */
#define INTR_SC (1<<1) /* SCSI controller */
#define INTR_DC (1<<0) /* Disk controller */
/*
* interrupt vector numbers
*/
#define IVEC_BASE 0x20040020
#define IVEC_SR 0x000002C0
#define IVEC_ST 0x000002C4
#define IVEC_NP 0x00000250
#define IVEC_NS 0x00000254
#define IVEC_VF 0x00000244
#define IVEC_VS 0x00000248
#define IVEC_SC 0x000003F8
#define IVEC_DC 0x000003FC
/*
* Clock-Chip data in NVRAM
*/
#define KA410_CPMBX 0x200B0038 /* Console Mailbox (1 byte) */
#define KA410_CPFLG 0x200B003C /* Console Program Flags (1 byte) */
#define KA410_LK201_ID 0x200B0040 /* Keyboard Variation (1 byte) */
#define KA410_CONS_ID 0x200B0044 /* Console Device Type (1 byte) */
#define KA410_SCR 0x200B0048 /* Console Scratch RAM */
#define KA410_TEMP 0x200B0058 /* Used by System Firmware */
#define KA410_BAT_CHK 0x200B0088 /* Battery Check Data */
#define KA410_BOOTDEV 0x200B0098 /* Default Boot Device (4 bytes) */
#define KA410_BOOTFLG 0x200B00A8 /* Default Boot Flags (4 bytes) */
#define KA410_SCRLEN 0x200B00B8 /* Number of pages of SCR (1 byte) */
#define KA410_SCSIPORT 0x200B00BC /* Tape Controller Port Data */
#define KA410_RESERVED 0x200B00C0 /* Reserved (16 bytes) */
struct ka410_cpu {
u_long ka410_hltcod;
u_long ka410_mser;
u_long ka410_cear;
u_long ka410_intmsk;
};
/*
* KA410 uses bits 2-9 of longwords to store single bytes in NVRAM,
* thus we declare the clock as an struct of bit-fields, so that the
* generic clock-routines work for KA410...
*/
struct ka410_clock {
u_long :2; u_long sec :8; u_long :22;
u_long :2; u_long secalrm :8; u_long :22;
u_long :2; u_long min :8; u_long :22;
u_long :2; u_long minalrm :8; u_long :22;
u_long :2; u_long hr :8; u_long :22;
u_long :2; u_long hralrm :8; u_long :22;
u_long :2; u_long dayofwk :8; u_long :22;
u_long :2; u_long day :8; u_long :22;
u_long :2; u_long mon :8; u_long :22;
u_long :2; u_long yr :8; u_long :22;
u_long :2; u_long csr0 :8; u_long :22;
u_long :2; u_long csr1 :8; u_long :22;
u_long :2; u_long csr2 :8; u_long :22;
u_long :2; u_long csr3 :8; u_long :22;
u_long :2; u_long cpmbx :8; u_long :22;
};
/* Prototypes */
int ka410_setup __P((struct uvax_calls *p, int flags));
static int ka410_clkread __P((time_t));
static void ka410_clkwrite __P((void));
|
