blob: c2aa000147a88af3590394896a3850d2a4757c2d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
/* $OpenBSD: zaurus_scoopreg.h,v 1.7 2005/07/01 23:51:55 uwe Exp $ */
/*
* Copyright (c) 2005 Uwe Stuehler <uwe@bsdx.de>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#define SCOOP_SIZE 0x2c
/* registers and values */
#define SCOOP_MCR 0x00
#define SCP_MCR_IOCARD 0x0010
#define SCOOP_CDR 0x04 /* card detect register */
#define SCP_CDR_DETECT 0x0002
#define SCOOP_CSR 0x08 /* card status register */
#define SCP_CSR_READY 0x0002
#define SCP_CSR_MISSING 0x0004
#define SCP_CSR_WPROT 0x0008
#define SCP_CSR_BVD1 0x0010
#define SCP_CSR_BVD2 0x0020
#define SCP_CSR_3V 0x0040
#define SCP_CSR_PWR 0x0080
#define SCOOP_CPR 0x0c /* card power register */
#define SCP_CPR_OFF 0x0000
#define SCP_CPR_3V 0x0001
#define SCP_CPR_5V 0x0002
#define SCP_CPR_PWR 0x0080
#define SCOOP_CCR 0x10 /* card control register */
#define SCP_CCR_RESET 0x0080
#define SCOOP_IRR 0x14 /* XXX for pcic: bit 0x4 role is? */
#define SCOOP_IRM 0x14
#define SCOOP_IMR 0x18
#define SCP_IMR_READY 0x0002
#define SCP_IMR_DETECT 0x0004
#define SCP_IMR_WRPROT 0x0008
#define SCP_IMR_STSCHG 0x0010
#define SCP_IMR_BATWARN 0x0020
#define SCP_IMR_UNKN0 0x0040
#define SCP_IMR_UNKN1 0x0080
#define SCOOP_ISR 0x1c
#define SCOOP_GPCR 0x20 /* GPIO pin direction (R/W) */
#define SCOOP_GPWR 0x24 /* GPIO pin output level (R/W) */
#define SCOOP_GPRR 0x28 /* GPIO pin input level (R) */
/* GPIO bits */
#define SCOOP0_LED_GREEN 1
#define SCOOP0_JK_B_C3000 2
#define SCOOP0_CHARGE_OFF_C3000 3
#define SCOOP0_MUTE_L 4
#define SCOOP0_MUTE_R 5
#define SCOOP0_AKIN_PULLUP 6
#define SCOOP0_CF_POWER_C3000 6
#define SCOOP0_APM_ON 7
#define SCOOP0_LED_ORANGE_C3000 7
#define SCOOP0_BACKLIGHT_CONT 8
#define SCOOP0_JK_A_C3000 8
#define SCOOP0_MIC_BIAS 9
#define SCOOP0_ADC_TEMP_ON_C3000 9
#define SCOOP1_IR_ON 1
#define SCOOP1_AKIN_PULLUP 2
#define SCOOP1_RESERVED_3 3
#define SCOOP1_RESERVED_4 4
#define SCOOP1_RESERVED_5 5
#define SCOOP1_RESERVED_6 6
#define SCOOP1_BACKLIGHT_CONT 7
#define SCOOP1_BACKLIGHT_ON 8
#define SCOOP1_MIC_BIAS 9
|
