1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
|
/* $OpenBSD: ar5xxx.h,v 1.15 2005/03/20 04:21:55 reyk Exp $ */
/*
* Copyright (c) 2004, 2005 Reyk Floeter <reyk@vantronix.net>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
/*
* HAL interface for Atheros Wireless LAN devices.
*
* ar5k is a free replacement of the binary-only HAL used by some drivers
* for Atheros chipsets. While using a different ABI, it tries to be
* source-compatible with the original (non-free) HAL interface.
*
* Many thanks to various contributors who supported the development of
* ar5k with hard work and useful information. And, of course, for all the
* people who encouraged me to continue this work which has been based
* on my initial approach found on http://team.vantronix.net/ar5k/.
*/
#ifndef _AR5K_H
#define _AR5K_H
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/sysctl.h>
#include <sys/malloc.h>
#include <sys/lock.h>
#include <sys/kernel.h>
#include <sys/socket.h>
#include <sys/sockio.h>
#include <sys/errno.h>
#include <machine/endian.h>
#include <machine/bus.h>
#include <net/if.h>
#include <net/if_dl.h>
#include <net/if_media.h>
#include <net/if_arp.h>
#include <net/if_llc.h>
#ifdef INET
#include <netinet/in.h>
#include <netinet/if_ether.h>
#endif
#include <net80211/ieee80211_var.h>
#include <net80211/ieee80211_compat.h>
#include <net80211/ieee80211_radiotap.h>
#include <net80211/ieee80211_regdomain.h>
/*
* Possible chipsets (could appear in different combinations)
*/
enum ar5k_version {
AR5K_AR5210 = 0,
AR5K_AR5211 = 1,
AR5K_AR5212 = 2,
};
enum ar5k_radio {
AR5K_AR5110 = 0,
AR5K_AR5111 = 1,
AR5K_AR5112 = 2,
};
/*
* Generic definitions
*/
typedef enum {
AH_FALSE = 0,
AH_TRUE,
} HAL_BOOL;
typedef enum {
HAL_MODE_11A = 0x001,
HAL_MODE_TURBO = 0x002,
HAL_MODE_11B = 0x004,
HAL_MODE_PUREG = 0x008,
HAL_MODE_11G = 0x010,
HAL_MODE_108G = 0x020,
HAL_MODE_XR = 0x040,
HAL_MODE_ALL = 0xfff
} HAL_MODE;
typedef enum {
HAL_ANT_VARIABLE = 0,
HAL_ANT_FIXED_A = 1,
HAL_ANT_FIXED_B = 2,
HAL_ANT_MAX = 3,
} HAL_ANT_SETTING;
typedef enum {
HAL_M_STA = 1,
HAL_M_IBSS = 0,
HAL_M_HOSTAP = 6,
HAL_M_MONITOR = 8,
} HAL_OPMODE;
typedef int HAL_STATUS;
#define HAL_OK 0
#define HAL_EINPROGRESS EINPROGRESS
/*
* TX queues
*/
typedef enum {
HAL_TX_QUEUE_INACTIVE = 0,
HAL_TX_QUEUE_DATA,
HAL_TX_QUEUE_BEACON,
HAL_TX_QUEUE_CAB,
HAL_TX_QUEUE_PSPOLL,
} HAL_TX_QUEUE;
#define HAL_NUM_TX_QUEUES 10
typedef enum {
HAL_TX_QUEUE_ID_DATA_MIN = 0,
HAL_TX_QUEUE_ID_DATA_MAX = 6,
HAL_TX_QUEUE_ID_PSPOLL = 7,
HAL_TX_QUEUE_ID_BEACON = 8,
HAL_TX_QUEUE_ID_CAB = 9,
} HAL_TX_QUEUE_ID;
typedef enum {
HAL_WME_AC_BK = 0,
HAL_WME_AC_BE = 1,
HAL_WME_AC_VI = 2,
HAL_WME_AC_VO = 3,
HAL_WME_UPSD = 4,
} HAL_TX_QUEUE_SUBTYPE;
#define AR5K_TXQ_FLAG_TXINT_ENABLE 0x0001
#define AR5K_TXQ_FLAG_TXDESCINT_ENABLE 0x0002
#define AR5K_TXQ_FLAG_BACKOFF_DISABLE 0x0004
#define AR5K_TXQ_FLAG_COMPRESSION_ENABLE 0x0008
#define AR5K_TXQ_FLAG_RDYTIME_EXP_POLICY_ENABLE 0x0010
#define AR5K_TXQ_FLAG_FRAG_BURST_BACKOFF_ENABLE 0x0020
#define AR5K_TXQ_FLAG_POST_FR_BKOFF_DIS 0x0040
typedef struct {
u_int32_t tqi_ver;
HAL_TX_QUEUE tqi_type;
HAL_TX_QUEUE_SUBTYPE tqi_subtype;
u_int16_t tqi_flags;
u_int32_t tqi_priority;
u_int32_t tqi_aifs;
int32_t tqi_cw_min;
int32_t tqi_cw_max;
u_int32_t tqi_cbr_period;
u_int32_t tqi_cbr_overflow_limit;
u_int32_t tqi_burst_time;
u_int32_t tqi_ready_time;
} HAL_TXQ_INFO;
typedef enum {
HAL_PKT_TYPE_NORMAL = 0,
HAL_PKT_TYPE_ATIM,
HAL_PKT_TYPE_PSPOLL,
HAL_PKT_TYPE_BEACON,
HAL_PKT_TYPE_PROBE_RESP,
HAL_PKT_TYPE_PIFS,
} HAL_PKT_TYPE;
/*
* Used to compute TX times
*/
#define AR5K_CCK_SIFS_TIME 10
#define AR5K_CCK_PREAMBLE_BITS 144
#define AR5K_CCK_PLCP_BITS 48
#define AR5K_CCK_NUM_BITS(_frmlen) (_frmlen << 3)
#define AR5K_CCK_PHY_TIME(_sp) (_sp ? \
((AR5K_CCK_PREAMBLE_BITS + AR5K_CCK_PLCP_BITS) >> 1) : \
(AR5K_CCK_PREAMBLE_BITS + AR5K_CCK_PLCP_BITS))
#define AR5K_CCK_TX_TIME(_kbps, _frmlen, _sp) \
AR5K_CCK_PHY_TIME(_sp) + \
((AR5K_CCK_NUM_BITS(_frmlen) * 1000) / _kbps) + \
AR5K_CCK_SIFS_TIME
#define AR5K_OFDM_SIFS_TIME 16
#define AR5K_OFDM_PREAMBLE_TIME 20
#define AR5K_OFDM_PLCP_BITS 22
#define AR5K_OFDM_SYMBOL_TIME 4
#define AR5K_OFDM_NUM_BITS(_frmlen) (AR5K_OFDM_PLCP_BITS + (_frmlen << 3))
#define AR5K_OFDM_NUM_BITS_PER_SYM(_kbps) ((_kbps * \
AR5K_OFDM_SYMBOL_TIME) / 1000)
#define AR5K_OFDM_NUM_BITS(_frmlen) (AR5K_OFDM_PLCP_BITS + (_frmlen << 3))
#define AR5K_OFDM_NUM_SYMBOLS(_kbps, _frmlen) \
howmany(AR5K_OFDM_NUM_BITS(_frmlen), AR5K_OFDM_NUM_BITS_PER_SYM(_kbps))
#define AR5K_OFDM_TX_TIME(_kbps, _frmlen) \
AR5K_OFDM_PREAMBLE_TIME + AR5K_OFDM_SIFS_TIME + \
(AR5K_OFDM_NUM_SYMBOLS(_kbps, _frmlen) * AR5K_OFDM_SYMBOL_TIME)
#define AR5K_TURBO_SIFS_TIME 8
#define AR5K_TURBO_PREAMBLE_TIME 14
#define AR5K_TURBO_PLCP_BITS 22
#define AR5K_TURBO_SYMBOL_TIME 4
#define AR5K_TURBO_NUM_BITS(_frmlen) (AR5K_TURBO_PLCP_BITS + (_frmlen << 3))
#define AR5K_TURBO_NUM_BITS_PER_SYM(_kbps) (((_kbps << 1) * \
AR5K_TURBO_SYMBOL_TIME) / 1000)
#define AR5K_TURBO_NUM_BITS(_frmlen) (AR5K_TURBO_PLCP_BITS + (_frmlen << 3))
#define AR5K_TURBO_NUM_SYMBOLS(_kbps, _frmlen) \
howmany(AR5K_TURBO_NUM_BITS(_frmlen), \
AR5K_TURBO_NUM_BITS_PER_SYM(_kbps))
#define AR5K_TURBO_TX_TIME(_kbps, _frmlen) \
AR5K_TURBO_PREAMBLE_TIME + AR5K_TURBO_SIFS_TIME + \
(AR5K_TURBO_NUM_SYMBOLS(_kbps, _frmlen) * AR5K_TURBO_SYMBOL_TIME)
#define AR5K_XR_SIFS_TIME 16
#define AR5K_XR_PLCP_BITS 22
#define AR5K_XR_SYMBOL_TIME 4
#define AR5K_XR_PREAMBLE_TIME(_kbps) (((_kbps) < 1000) ? 173 : 76)
#define AR5K_XR_NUM_BITS_PER_SYM(_kbps) ((_kbps * \
AR5K_XR_SYMBOL_TIME) / 1000)
#define AR5K_XR_NUM_BITS(_frmlen) (AR5K_XR_PLCP_BITS + (_frmlen << 3))
#define AR5K_XR_NUM_SYMBOLS(_kbps, _frmlen) \
howmany(AR5K_XR_NUM_BITS(_frmlen), AR5K_XR_NUM_BITS_PER_SYM(_kbps))
#define AR5K_XR_TX_TIME(_kbps, _frmlen) \
AR5K_XR_PREAMBLE_TIME(_kbps) + AR5K_XR_SIFS_TIME + \
(AR5K_XR_NUM_SYMBOLS(_kbps, _frmlen) * AR5K_XR_SYMBOL_TIME)
/*
* RX definitions
*/
#define HAL_RX_FILTER_UCAST 0x00000001
#define HAL_RX_FILTER_MCAST 0x00000002
#define HAL_RX_FILTER_BCAST 0x00000004
#define HAL_RX_FILTER_CONTROL 0x00000008
#define HAL_RX_FILTER_BEACON 0x00000010
#define HAL_RX_FILTER_PROM 0x00000020
#define HAL_RX_FILTER_PROBEREQ 0x00000080
#define HAL_RX_FILTER_PHYERR 0x00000100
#define HAL_RX_FILTER_PHYRADAR 0x00000200
typedef struct {
u_int32_t ackrcv_bad;
u_int32_t rts_bad;
u_int32_t rts_good;
u_int32_t fcs_bad;
u_int32_t beacons;
} HAL_MIB_STATS;
/*
* Beacon/AP definitions
*/
#define HAL_BEACON_PERIOD 0x0000ffff
#define HAL_BEACON_ENA 0x00800000
#define HAL_BEACON_RESET_TSF 0x01000000
typedef struct {
u_int32_t bs_next_beacon;
u_int32_t bs_next_dtim;
u_int32_t bs_interval;
u_int8_t bs_dtim_period;
u_int8_t bs_cfp_period;
u_int16_t bs_cfp_max_duration;
u_int16_t bs_cfp_du_remain;
u_int16_t bs_tim_offset;
u_int16_t bs_sleep_duration;
u_int16_t bs_bmiss_threshold;
#define bs_nexttbtt bs_next_beacon
#define bs_intval bs_interval
#define bs_nextdtim bs_next_dtim
#define bs_bmissthreshold bs_bmiss_threshold
#define bs_sleepduration bs_sleep_duration
#define bs_dtimperiod bs_dtim_period
} HAL_BEACON_STATE;
/*
* Power management
*/
typedef enum {
HAL_PM_UNDEFINED = 0,
HAL_PM_AUTO,
HAL_PM_AWAKE,
HAL_PM_FULL_SLEEP,
HAL_PM_NETWORK_SLEEP,
} HAL_POWER_MODE;
/*
* Weak wireless crypto definitions (use IPsec/WLSec/...)
*/
typedef enum {
HAL_CIPHER_WEP = 0,
HAL_CIPHER_AES_CCM,
HAL_CIPHER_CKIP,
} HAL_CIPHER;
#define AR5K_MAX_KEYS 16
typedef struct {
int wk_len;
u_int8_t wk_key[AR5K_MAX_KEYS];
} HAL_KEYVAL;
#define AR5K_ASSERT_ENTRY(_e, _s) do { \
if (_e >= _s) \
return (AH_FALSE); \
} while (0)
/*
* PHY
*/
#define AR5K_MAX_RATES 32
typedef struct {
u_int8_t valid;
u_int8_t phy;
u_int16_t rateKbps;
u_int8_t rateCode;
u_int8_t shortPreamble;
u_int8_t dot11Rate;
u_int8_t controlRate;
#define r_valid valid
#define r_phy phy
#define r_rate_kbps rateKbps
#define r_rate_code rateCode
#define r_short_preamble shortPreamble
#define r_dot11_rate dot11Rate
#define r_control_rate controlRate
} HAL_RATE;
typedef struct {
u_int16_t rateCount;
u_int8_t rateCodeToIndex[AR5K_MAX_RATES];
HAL_RATE info[AR5K_MAX_RATES];
#define rt_rate_count rateCount
#define rt_rate_code_index rateCodeToIndex
#define rt_info info
} HAL_RATE_TABLE;
#define AR5K_RATES_11A { 8, { \
255, 255, 255, 255, 255, 255, 255, 255, 6, 4, 2, 0, \
7, 5, 3, 1, 255, 255, 255, 255, 255, 255, 255, 255, \
255, 255, 255, 255, 255, 255, 255, 255 }, { \
{ 1, IEEE80211_T_OFDM, 6000, 11, 0, 140, 0 }, \
{ 1, IEEE80211_T_OFDM, 9000, 15, 0, 18, 0 }, \
{ 1, IEEE80211_T_OFDM, 12000, 10, 0, 152, 2 }, \
{ 1, IEEE80211_T_OFDM, 18000, 14, 0, 36, 2 }, \
{ 1, IEEE80211_T_OFDM, 24000, 9, 0, 176, 4 }, \
{ 1, IEEE80211_T_OFDM, 36000, 13, 0, 72, 4 }, \
{ 1, IEEE80211_T_OFDM, 48000, 8, 0, 96, 4 }, \
{ 1, IEEE80211_T_OFDM, 54000, 12, 0, 108, 4 } } \
}
#define AR5K_RATES_11B { 4, { \
255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, \
255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, \
3, 2, 1, 0, 255, 255, 255, 255 }, { \
{ 1, IEEE80211_T_CCK, 1000, 27, 0x00, 130, 0 }, \
{ 1, IEEE80211_T_CCK, 2000, 26, 0x00, 132, 1 }, \
{ 1, IEEE80211_T_CCK, 5500, 25, 0x00, 139, 1 }, \
{ 1, IEEE80211_T_CCK, 11000, 24, 0x00, 150, 1 } } \
}
#define AR5K_RATES_11G { 12, { \
255, 255, 255, 255, 255, 255, 255, 255, 10, 8, 6, 4, \
11, 9, 7, 5, 255, 255, 255, 255, 255, 255, 255, 255, \
3, 2, 1, 0, 255, 255, 255, 255 }, { \
{ 1, IEEE80211_T_CCK, 1000, 27, 0x00, 130, 0 }, \
{ 1, IEEE80211_T_CCK, 2000, 26, 0x00, 132, 1 }, \
{ 1, IEEE80211_T_CCK, 5500, 25, 0x00, 139, 1 }, \
{ 1, IEEE80211_T_CCK, 11000, 24, 0x00, 150, 1 }, \
{ 0, IEEE80211_T_OFDM, 6000, 11, 0, 12, 4 }, \
{ 0, IEEE80211_T_OFDM, 9000, 15, 0, 18, 4 }, \
{ 1, IEEE80211_T_OFDM, 12000, 10, 0, 24, 6 }, \
{ 1, IEEE80211_T_OFDM, 18000, 14, 0, 36, 6 }, \
{ 1, IEEE80211_T_OFDM, 24000, 9, 0, 48, 8 }, \
{ 1, IEEE80211_T_OFDM, 36000, 13, 0, 72, 8 }, \
{ 1, IEEE80211_T_OFDM, 48000, 8, 0, 96, 8 }, \
{ 1, IEEE80211_T_OFDM, 54000, 12, 0, 108, 8 } } \
}
#define AR5K_RATES_TURBO { 8, { \
255, 255, 255, 255, 255, 255, 255, 255, 6, 4, 2, 0, \
7, 5, 3, 1, 255, 255, 255, 255, 255, 255, 255, 255, \
255, 255, 255, 255, 255, 255, 255, 255 }, { \
{ 1, IEEE80211_T_TURBO, 6000, 11, 0, 140, 0 }, \
{ 1, IEEE80211_T_TURBO, 9000, 15, 0, 18, 0 }, \
{ 1, IEEE80211_T_TURBO, 12000, 10, 0, 152, 2 }, \
{ 1, IEEE80211_T_TURBO, 18000, 14, 0, 36, 2 }, \
{ 1, IEEE80211_T_TURBO, 24000, 9, 0, 176, 4 }, \
{ 1, IEEE80211_T_TURBO, 36000, 13, 0, 72, 4 }, \
{ 1, IEEE80211_T_TURBO, 48000, 8, 0, 96, 4 }, \
{ 1, IEEE80211_T_TURBO, 54000, 12, 0, 108, 4 } } \
}
#define AR5K_RATES_XR { 12, { \
255, 3, 1, 255, 255, 255, 2, 0, 10, 8, 6, 4, \
11, 9, 7, 5, 255, 255, 255, 255, 255, 255, 255, 255, \
255, 255, 255, 255, 255, 255, 255, 255 }, { \
{ 1, IEEE80211_T_XR, 500, 7, 0, 129, 0 }, \
{ 1, IEEE80211_T_XR, 1000, 2, 0, 139, 1 }, \
{ 1, IEEE80211_T_XR, 2000, 6, 0, 150, 2 }, \
{ 1, IEEE80211_T_XR, 3000, 1, 0, 150, 3 }, \
{ 1, IEEE80211_T_OFDM, 6000, 11, 0, 140, 4 }, \
{ 1, IEEE80211_T_OFDM, 9000, 15, 0, 18, 4 }, \
{ 1, IEEE80211_T_OFDM, 12000, 10, 0, 152, 6 }, \
{ 1, IEEE80211_T_OFDM, 18000, 14, 0, 36, 6 }, \
{ 1, IEEE80211_T_OFDM, 24000, 9, 0, 176, 8 }, \
{ 1, IEEE80211_T_OFDM, 36000, 13, 0, 72, 8 }, \
{ 1, IEEE80211_T_OFDM, 48000, 8, 0, 96, 8 }, \
{ 1, IEEE80211_T_OFDM, 54000, 12, 0, 108, 8 } } \
}
typedef enum {
HAL_RFGAIN_INACTIVE = 0,
HAL_RFGAIN_READ_REQUESTED,
HAL_RFGAIN_NEED_CHANGE,
} HAL_RFGAIN;
typedef struct {
u_int16_t channel; /* MHz */
u_int16_t channelFlags;
#define c_channel channel
#define c_channel_flags channelFlags
} HAL_CHANNEL;
#define HAL_SLOT_TIME_9 9
#define HAL_SLOT_TIME_20 20
#define HAL_SLOT_TIME_MAX ar5k_clocktoh(0xffff, hal->ah_turbo)
#define CHANNEL_A (IEEE80211_CHAN_5GHZ | IEEE80211_CHAN_OFDM)
#define CHANNEL_B (IEEE80211_CHAN_2GHZ | IEEE80211_CHAN_CCK)
#define CHANNEL_G (IEEE80211_CHAN_2GHZ | IEEE80211_CHAN_DYN)
#define CHANNEL_PUREG (IEEE80211_CHAN_2GHZ | IEEE80211_CHAN_OFDM)
#define CHANNEL_T (CHANNEL_A | IEEE80211_CHAN_TURBO)
#define CHANNEL_TG (CHANNEL_PUREG | IEEE80211_CHAN_TURBO)
#define CHANNEL_XR (CHANNEL_A | IEEE80211_CHAN_XR)
typedef enum {
HAL_CHIP_5GHZ = IEEE80211_CHAN_5GHZ,
HAL_CHIP_2GHZ = IEEE80211_CHAN_2GHZ,
} HAL_CHIP;
/*
* The following structure will be used to map 2GHz channels to
* 5GHz Atheros channels.
*/
struct ar5k_athchan_2ghz {
u_int32_t a2_flags;
u_int16_t a2_athchan;
};
/*
* Regulation stuff
*/
typedef enum ieee80211_countrycode HAL_CTRY_CODE;
/*
* HAL interrupt abstraction
*/
#define HAL_INT_RX 0x00000001
#define HAL_INT_RXDESC 0x00000002
#define HAL_INT_RXNOFRM 0x00000008
#define HAL_INT_RXEOL 0x00000010
#define HAL_INT_RXORN 0x00000020
#define HAL_INT_TX 0x00000040
#define HAL_INT_TXDESC 0x00000080
#define HAL_INT_TXURN 0x00000800
#define HAL_INT_MIB 0x00001000
#define HAL_INT_RXPHY 0x00004000
#define HAL_INT_RXKCM 0x00008000
#define HAL_INT_SWBA 0x00010000
#define HAL_INT_BMISS 0x00040000
#define HAL_INT_BNR 0x00100000
#define HAL_INT_GPIO 0x01000000
#define HAL_INT_FATAL 0x40000000
#define HAL_INT_GLOBAL 0x80000000
#define HAL_INT_NOCARD 0xffffffff
#define HAL_INT_COMMON ( \
HAL_INT_RXNOFRM | HAL_INT_RXDESC | HAL_INT_RXEOL | \
HAL_INT_RXORN | HAL_INT_TXURN | HAL_INT_TXDESC | \
HAL_INT_MIB | HAL_INT_RXPHY | HAL_INT_RXKCM | \
HAL_INT_SWBA | HAL_INT_BMISS | HAL_INT_GPIO \
)
typedef u_int32_t HAL_INT;
/*
* LED states
*/
typedef enum ieee80211_state HAL_LED_STATE;
#define HAL_LED_INIT IEEE80211_S_INIT
#define HAL_LED_SCAN IEEE80211_S_SCAN
#define HAL_LED_AUTH IEEE80211_S_AUTH
#define HAL_LED_ASSOC IEEE80211_S_ASSOC
#define HAL_LED_RUN IEEE80211_S_RUN
/*
* Gain settings
*/
#define AR5K_GAIN_CRN_FIX_BITS_5111 4
#define AR5K_GAIN_CRN_FIX_BITS_5112 7
#define AR5K_GAIN_CRN_MAX_FIX_BITS AR5K_GAIN_CRN_FIX_BITS_5112
#define AR5K_GAIN_DYN_ADJUST_HI_MARGIN 15
#define AR5K_GAIN_DYN_ADJUST_LO_MARGIN 20
#define AR5K_GAIN_CCK_PROBE_CORR 5
#define AR5K_GAIN_CCK_OFDM_GAIN_DELTA 15
#define AR5K_GAIN_STEP_COUNT 10
#define AR5K_GAIN_PARAM_TX_CLIP 0
#define AR5K_GAIN_PARAM_PD_90 1
#define AR5K_GAIN_PARAM_PD_84 2
#define AR5K_GAIN_PARAM_GAIN_SEL 3
#define AR5K_GAIN_PARAM_MIX_ORN 0
#define AR5K_GAIN_PARAM_PD_138 1
#define AR5K_GAIN_PARAM_PD_137 2
#define AR5K_GAIN_PARAM_PD_136 3
#define AR5K_GAIN_PARAM_PD_132 4
#define AR5K_GAIN_PARAM_PD_131 5
#define AR5K_GAIN_PARAM_PD_130 6
#define AR5K_GAIN_CHECK_ADJUST(_g) \
((_g)->g_current <= (_g)->g_low || (_g)->g_current >= (_g)->g_high)
struct ar5k_gain_opt_step {
int16_t gos_param[AR5K_GAIN_CRN_MAX_FIX_BITS];
int32_t gos_gain;
};
struct ar5k_gain_opt {
u_int32_t go_default;
u_int32_t go_steps_count;
const struct ar5k_gain_opt_step go_step[AR5K_GAIN_STEP_COUNT];
};
struct ar5k_gain {
u_int32_t g_step_idx;
u_int32_t g_current;
u_int32_t g_target;
u_int32_t g_low;
u_int32_t g_high;
u_int32_t g_f_corr;
u_int32_t g_active;
const struct ar5k_gain_opt_step *g_step;
};
#define AR5K_AR5111_GAIN_OPT { \
4, \
9, \
{ \
{ { 4, 1, 1, 1 }, 6 }, \
{ { 4, 0, 1, 1 }, 4 }, \
{ { 3, 1, 1, 1 }, 3 }, \
{ { 4, 0, 0, 1 }, 1 }, \
{ { 4, 1, 1, 0 }, 0 }, \
{ { 4, 0, 1, 0 }, -2 }, \
{ { 3, 1, 1, 0 }, -3 }, \
{ { 4, 0, 0, 0 }, -4 }, \
{ { 2, 1, 1, 0 }, -6 } \
} \
}
#define AR5K_AR5112_GAIN_OPT { \
1, \
8, \
{ \
{ { 3, 0, 0, 0, 0, 0, 0 }, 6 }, \
{ { 2, 0, 0, 0, 0, 0, 0 }, 0 }, \
{ { 1, 0, 0, 0, 0, 0, 0 }, -3 }, \
{ { 0, 0, 0, 0, 0, 0, 0 }, -6 }, \
{ { 0, 1, 1, 0, 0, 0, 0 }, -8 }, \
{ { 0, 1, 1, 0, 1, 1, 0 }, -10 }, \
{ { 0, 1, 0, 1, 1, 1, 0 }, -13 }, \
{ { 0, 1, 0, 1, 1, 0, 1 }, -16 }, \
} \
}
/*
* Common ar5xxx EEPROM data registers
*/
#define AR5K_EEPROM_MAGIC 0x003d
#define AR5K_EEPROM_MAGIC_VALUE 0x5aa5
#define AR5K_EEPROM_PROTECT 0x003f
#define AR5K_EEPROM_PROTECT_RD_0_31 0x0001
#define AR5K_EEPROM_PROTECT_WR_0_31 0x0002
#define AR5K_EEPROM_PROTECT_RD_32_63 0x0004
#define AR5K_EEPROM_PROTECT_WR_32_63 0x0008
#define AR5K_EEPROM_PROTECT_RD_64_127 0x0010
#define AR5K_EEPROM_PROTECT_WR_64_127 0x0020
#define AR5K_EEPROM_PROTECT_RD_128_191 0x0040
#define AR5K_EEPROM_PROTECT_WR_128_191 0x0080
#define AR5K_EEPROM_PROTECT_RD_192_207 0x0100
#define AR5K_EEPROM_PROTECT_WR_192_207 0x0200
#define AR5K_EEPROM_PROTECT_RD_208_223 0x0400
#define AR5K_EEPROM_PROTECT_WR_208_223 0x0800
#define AR5K_EEPROM_PROTECT_RD_224_239 0x1000
#define AR5K_EEPROM_PROTECT_WR_224_239 0x2000
#define AR5K_EEPROM_PROTECT_RD_240_255 0x4000
#define AR5K_EEPROM_PROTECT_WR_240_255 0x8000
#define AR5K_EEPROM_REG_DOMAIN 0x00bf
#define AR5K_EEPROM_INFO_BASE 0x00c0
#define AR5K_EEPROM_INFO_MAX \
(0x400 - AR5K_EEPROM_INFO_BASE)
#define AR5K_EEPROM_INFO(_n) (AR5K_EEPROM_INFO_BASE + (_n))
#define AR5K_EEPROM_VERSION AR5K_EEPROM_INFO(1)
#define AR5K_EEPROM_VERSION_3_0 0x3000
#define AR5K_EEPROM_VERSION_3_1 0x3001
#define AR5K_EEPROM_VERSION_3_2 0x3002
#define AR5K_EEPROM_VERSION_3_3 0x3003
#define AR5K_EEPROM_VERSION_3_4 0x3004
#define AR5K_EEPROM_VERSION_4_0 0x4000
#define AR5K_EEPROM_VERSION_4_1 0x4001
#define AR5K_EEPROM_VERSION_4_2 0x4002
#define AR5K_EEPROM_VERSION_4_3 0x4003
#define AR5K_EEPROM_VERSION_4_6 0x4006
#define AR5K_EEPROM_VERSION_4_7 0x3007
#define AR5K_EEPROM_MODE_11A 0
#define AR5K_EEPROM_MODE_11B 1
#define AR5K_EEPROM_MODE_11G 2
#define AR5K_EEPROM_HDR AR5K_EEPROM_INFO(2)
#define AR5K_EEPROM_HDR_11A(_v) (((_v) >> AR5K_EEPROM_MODE_11A) & 0x1)
#define AR5K_EEPROM_HDR_11B(_v) (((_v) >> AR5K_EEPROM_MODE_11B) & 0x1)
#define AR5K_EEPROM_HDR_11G(_v) (((_v) >> AR5K_EEPROM_MODE_11G) & 0x1)
#define AR5K_EEPROM_HDR_T_2GHZ_DIS(_v) (((_v) >> 3) & 0x1)
#define AR5K_EEPROM_HDR_T_5GHZ_DBM(_v) (((_v) >> 4) & 0x7f)
#define AR5K_EEPROM_HDR_DEVICE(_v) (((_v) >> 11) & 0x7)
#define AR5K_EEPROM_HDR_T_5GHZ_DIS(_v) (((_v) >> 15) & 0x1)
#define AR5K_EEPROM_HDR_RFKILL(_v) (((_v) >> 14) & 0x1)
#define AR5K_EEPROM_RFKILL_GPIO_SEL 0x0000001c
#define AR5K_EEPROM_RFKILL_GPIO_SEL_S 2
#define AR5K_EEPROM_RFKILL_POLARITY 0x00000002
#define AR5K_EEPROM_RFKILL_POLARITY_S 1
/* Newer EEPROMs are using a different offset */
#define AR5K_EEPROM_OFF(_v, _v3_0, _v3_3) \
(((_v) >= AR5K_EEPROM_VERSION_3_3) ? _v3_3 : _v3_0)
#define AR5K_EEPROM_ANT_GAIN(_v) AR5K_EEPROM_OFF(_v, 0x00c4, 0x00c3)
#define AR5K_EEPROM_ANT_GAIN_5GHZ(_v) ((int8_t)(((_v) >> 8) & 0xff))
#define AR5K_EEPROM_ANT_GAIN_2GHZ(_v) ((int8_t)((_v) & 0xff))
#define AR5K_EEPROM_MODES_11A(_v) AR5K_EEPROM_OFF(_v, 0x00c5, 0x00d4)
#define AR5K_EEPROM_MODES_11B(_v) AR5K_EEPROM_OFF(_v, 0x00d0, 0x00f2)
#define AR5K_EEPROM_MODES_11G(_v) AR5K_EEPROM_OFF(_v, 0x00da, 0x010d)
#define AR5K_EEPROM_CTL(_v) AR5K_EEPROM_OFF(_v, 0x00e4, 0x0128)
/* Since 3.1 */
#define AR5K_EEPROM_OBDB0_2GHZ 0x00ec
#define AR5K_EEPROM_OBDB1_2GHZ 0x00ed
/* Misc values available since EEPROM 4.0 */
#define AR5K_EEPROM_MISC0 0x00c4
#define AR5K_EEPROM_EARSTART(_v) ((_v) & 0xfff)
#define AR5K_EEPROM_EEMAP(_v) (((_v) >> 14) & 0x3)
#define AR5K_EEPROM_MISC1 0x00c5
#define AR5K_EEPROM_TARGET_PWRSTART(_v) ((_v) & 0xfff)
#define AR5K_EEPROM_HAS32KHZCRYSTAL(_v) (((_v) >> 14) & 0x1)
/* Some EEPROM defines */
#define AR5K_EEPROM_EEP_SCALE 100
#define AR5K_EEPROM_EEP_DELTA 10
#define AR5K_EEPROM_N_MODES 3
#define AR5K_EEPROM_N_5GHZ_CHAN 10
#define AR5K_EEPROM_N_2GHZ_CHAN 3
#define AR5K_EEPROM_MAX_CHAN 10
#define AR5K_EEPROM_N_PCDAC 11
#define AR5K_EEPROM_N_TEST_FREQ 8
#define AR5K_EEPROM_N_EDGES 8
#define AR5K_EEPROM_N_INTERCEPTS 11
#define AR5K_EEPROM_FREQ_M(_v) AR5K_EEPROM_OFF(_v, 0x7f, 0xff)
#define AR5K_EEPROM_PCDAC_M 0x3f
#define AR5K_EEPROM_PCDAC_START 1
#define AR5K_EEPROM_PCDAC_STOP 63
#define AR5K_EEPROM_PCDAC_STEP 1
#define AR5K_EEPROM_NON_EDGE_M 0x40
#define AR5K_EEPROM_CHANNEL_POWER 8
#define AR5K_EEPROM_N_OBDB 4
#define AR5K_EEPROM_OBDB_DIS 0xffff
#define AR5K_EEPROM_CHANNEL_DIS 0xff
#define AR5K_EEPROM_SCALE_OC_DELTA(_x) (((_x) * 2) / 10)
#define AR5K_EEPROM_N_CTLS(_v) AR5K_EEPROM_OFF(_v, 16, 32)
#define AR5K_EEPROM_MAX_CTLS 32
#define AR5K_EEPROM_N_XPD_PER_CHANNEL 4
#define AR5K_EEPROM_N_XPD0_POINTS 4
#define AR5K_EEPROM_N_XPD3_POINTS 3
#define AR5K_EEPROM_N_INTERCEPT_10_2GHZ 35
#define AR5K_EEPROM_N_INTERCEPT_10_5GHZ 55
#define AR5K_EEPROM_POWER_M 0x3f
#define AR5K_EEPROM_POWER_MIN 0
#define AR5K_EEPROM_POWER_MAX 3150
#define AR5K_EEPROM_POWER_STEP 50
#define AR5K_EEPROM_POWER_TABLE_SIZE 64
#define AR5K_EEPROM_N_POWER_LOC_11B 4
#define AR5K_EEPROM_N_POWER_LOC_11G 6
#define AR5K_EEPROM_I_GAIN 10
#define AR5K_EEPROM_CCK_OFDM_DELTA 15
#define AR5K_EEPROM_N_IQ_CAL 2
struct ar5k_eeprom_info {
u_int16_t ee_magic;
u_int16_t ee_protect;
u_int16_t ee_regdomain;
u_int16_t ee_version;
u_int16_t ee_header;
u_int16_t ee_ant_gain;
u_int16_t ee_misc0;
u_int16_t ee_misc1;
u_int16_t ee_cck_ofdm_gain_delta;
u_int16_t ee_cck_ofdm_power_delta;
u_int16_t ee_scaled_cck_delta;
u_int16_t ee_tx_clip;
u_int16_t ee_pwd_84;
u_int16_t ee_pwd_90;
u_int16_t ee_gain_select;
u_int16_t ee_i_cal[AR5K_EEPROM_N_MODES];
u_int16_t ee_q_cal[AR5K_EEPROM_N_MODES];
u_int16_t ee_fixed_bias[AR5K_EEPROM_N_MODES];
u_int16_t ee_turbo_max_power[AR5K_EEPROM_N_MODES];
u_int16_t ee_xr_power[AR5K_EEPROM_N_MODES];
u_int16_t ee_switch_settling[AR5K_EEPROM_N_MODES];
u_int16_t ee_ant_tx_rx[AR5K_EEPROM_N_MODES];
u_int16_t ee_ant_control[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_PCDAC];
u_int16_t ee_ob[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_OBDB];
u_int16_t ee_db[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_OBDB];
u_int16_t ee_tx_end2xlna_enable[AR5K_EEPROM_N_MODES];
u_int16_t ee_tx_end2xpa_disable[AR5K_EEPROM_N_MODES];
u_int16_t ee_tx_frm2xpa_enable[AR5K_EEPROM_N_MODES];
u_int16_t ee_thr_62[AR5K_EEPROM_N_MODES];
u_int16_t ee_xlna_gain[AR5K_EEPROM_N_MODES];
u_int16_t ee_xpd[AR5K_EEPROM_N_MODES];
u_int16_t ee_x_gain[AR5K_EEPROM_N_MODES];
u_int16_t ee_i_gain[AR5K_EEPROM_N_MODES];
u_int16_t ee_margin_tx_rx[AR5K_EEPROM_N_MODES];
u_int16_t ee_false_detect[AR5K_EEPROM_N_MODES];
u_int16_t ee_cal_pier[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_2GHZ_CHAN];
u_int16_t ee_channel[AR5K_EEPROM_N_MODES][AR5K_EEPROM_MAX_CHAN];
u_int16_t ee_ctls;
u_int16_t ee_ctl[AR5K_EEPROM_MAX_CTLS];
int16_t ee_noise_floor_thr[AR5K_EEPROM_N_MODES];
int8_t ee_adc_desired_size[AR5K_EEPROM_N_MODES];
int8_t ee_pga_desired_size[AR5K_EEPROM_N_MODES];
};
/*
* Chipset capabilities
*/
typedef struct {
/*
* Supported PHY modes
* (ie. IEEE80211_CHAN_A, IEEE80211_CHAN_B, ...)
*/
u_int16_t cap_mode;
/*
* Frequency range (without regulation restrictions)
*/
struct {
u_int16_t range_2ghz_min;
u_int16_t range_2ghz_max;
u_int16_t range_5ghz_min;
u_int16_t range_5ghz_max;
} cap_range;
/*
* Active regulation domain settings
*/
struct {
ieee80211_regdomain_t reg_current;
ieee80211_regdomain_t reg_hw;
} cap_regdomain;
/*
* Values stored in the EEPROM (some of them...)
*/
struct ar5k_eeprom_info cap_eeprom;
/*
* Queue information
*/
struct {
u_int8_t q_tx_num;
} cap_queues;
} ar5k_capabilities_t;
/*
* TX power and TPC settings
*/
#define AR5K_TXPOWER_OFDM(_r, _v) ( \
((0 & 1) << ((_v) + 6)) | \
(((hal->ah_txpower.txp_rates[(_r)]) & 0x3f) << (_v)) \
)
#define AR5K_TXPOWER_CCK(_r, _v) ( \
(hal->ah_txpower.txp_rates[(_r)] & 0x3f) << (_v) \
)
/*
* Atheros descriptor definitions
*/
struct ath_tx_status {
u_int16_t ts_seqnum;
u_int16_t ts_tstamp;
u_int8_t ts_status;
u_int8_t ts_rate;
int8_t ts_rssi;
u_int8_t ts_shortretry;
u_int8_t ts_longretry;
u_int8_t ts_virtcol;
u_int8_t ts_antenna;
};
#define HAL_TXSTAT_ALTRATE 0x80
#define HAL_TXERR_XRETRY 0x01
#define HAL_TXERR_FILT 0x02
#define HAL_TXERR_FIFO 0x04
struct ath_rx_status {
u_int16_t rs_datalen;
u_int16_t rs_tstamp;
u_int8_t rs_status;
u_int8_t rs_phyerr;
int8_t rs_rssi;
u_int8_t rs_keyix;
u_int8_t rs_rate;
u_int8_t rs_antenna;
u_int8_t rs_more;
};
#define HAL_RXERR_CRC 0x01
#define HAL_RXERR_PHY 0x02
#define HAL_RXERR_FIFO 0x04
#define HAL_RXERR_DECRYPT 0x08
#define HAL_RXERR_MIC 0x10
#define HAL_RXKEYIX_INVALID ((u_int8_t) - 1)
#define HAL_TXKEYIX_INVALID ((u_int32_t) - 1)
#define HAL_PHYERR_UNDERRUN 0x00
#define HAL_PHYERR_TIMING 0x01
#define HAL_PHYERR_PARITY 0x02
#define HAL_PHYERR_RATE 0x03
#define HAL_PHYERR_LENGTH 0x04
#define HAL_PHYERR_RADAR 0x05
#define HAL_PHYERR_SERVICE 0x06
#define HAL_PHYERR_TOR 0x07
#define HAL_PHYERR_OFDM_TIMING 0x11
#define HAL_PHYERR_OFDM_SIGNAL_PARITY 0x12
#define HAL_PHYERR_OFDM_RATE_ILLEGAL 0x13
#define HAL_PHYERR_OFDM_LENGTH_ILLEGAL 0x14
#define HAL_PHYERR_OFDM_POWER_DROP 0x15
#define HAL_PHYERR_OFDM_SERVICE 0x16
#define HAL_PHYERR_OFDM_RESTART 0x17
#define HAL_PHYERR_CCK_TIMING 0x19
#define HAL_PHYERR_CCK_HEADER_CRC 0x1a
#define HAL_PHYERR_CCK_RATE_ILLEGAL 0x1b
#define HAL_PHYERR_CCK_SERVICE 0x1e
#define HAL_PHYERR_CCK_RESTART 0x1f
struct ath_desc {
u_int32_t ds_link;
u_int32_t ds_data;
u_int32_t ds_ctl0;
u_int32_t ds_ctl1;
u_int32_t ds_hw[4];
union {
struct ath_rx_status rx;
struct ath_tx_status tx;
} ds_us;
#define ds_rxstat ds_us.rx
#define ds_txstat ds_us.tx
} __packed;
#define HAL_RXDESC_INTREQ 0x0020
#define HAL_TXDESC_CLRDMASK 0x0001
#define HAL_TXDESC_NOACK 0x0002
#define HAL_TXDESC_RTSENA 0x0004
#define HAL_TXDESC_CTSENA 0x0008
#define HAL_TXDESC_INTREQ 0x0010
#define HAL_TXDESC_VEOL 0x0020
/*
* Hardware abstraction layer structure
*/
#define AR5K_HAL_FUNCTION(_hal, _n, _f) (_hal)->ah_##_f = ar5k_##_n##_##_f
#define AR5K_HAL_FUNCTIONS(_t, _n, _a) \
_t const HAL_RATE_TABLE *(_a _n##_getRateTable)(struct ath_hal *, \
u_int mode); \
_t void (_a _n##_detach)(struct ath_hal *); \
/* Reset functions */ \
_t HAL_BOOL (_a _n##_reset)(struct ath_hal *, HAL_OPMODE, \
HAL_CHANNEL *, HAL_BOOL change_channel, HAL_STATUS *status); \
_t void (_a _n##_setPCUConfig)(struct ath_hal *); \
_t HAL_BOOL (_a _n##_perCalibration)(struct ath_hal*, \
HAL_CHANNEL *); \
/* Transmit functions */ \
_t HAL_BOOL (_a _n##_updateTxTrigLevel)(struct ath_hal*, \
HAL_BOOL level); \
_t int (_a _n##_setupTxQueue)(struct ath_hal *, HAL_TX_QUEUE, \
const HAL_TXQ_INFO *); \
_t HAL_BOOL (_a _n##_setTxQueueProps)(struct ath_hal *, int queue, \
const HAL_TXQ_INFO *); \
_t HAL_BOOL (_a _n##_releaseTxQueue)(struct ath_hal *, u_int queue); \
_t HAL_BOOL (_a _n##_resetTxQueue)(struct ath_hal *, u_int queue); \
_t u_int32_t (_a _n##_getTxDP)(struct ath_hal *, u_int queue); \
_t HAL_BOOL (_a _n##_setTxDP)(struct ath_hal *, u_int, \
u_int32_t phys_addr); \
_t HAL_BOOL (_a _n##_startTxDma)(struct ath_hal *, u_int queue); \
_t HAL_BOOL (_a _n##_stopTxDma)(struct ath_hal *, u_int queue); \
_t HAL_BOOL (_a _n##_setupTxDesc)(struct ath_hal *, \
struct ath_desc *, \
u_int packet_length, u_int header_length, HAL_PKT_TYPE type, \
u_int txPower, u_int tx_rate0, u_int tx_tries0, u_int key_index, \
u_int antenna_mode, u_int flags, u_int rtscts_rate, \
u_int rtscts_duration); \
_t HAL_BOOL (_a _n##_setupXTxDesc)(struct ath_hal *, \
struct ath_desc *, \
u_int tx_rate1, u_int tx_tries1, u_int tx_rate2, u_int tx_tries2, \
u_int tx_rate3, u_int tx_tries3); \
_t HAL_BOOL (_a _n##_fillTxDesc)(struct ath_hal *, \
struct ath_desc *, \
u_int segLen, HAL_BOOL firstSeg, HAL_BOOL lastSeg); \
_t HAL_STATUS (_a _n##_procTxDesc)(struct ath_hal *, \
struct ath_desc *); \
_t HAL_BOOL (_a _n##_hasVEOL)(struct ath_hal *); \
/* Receive Functions */ \
_t u_int32_t (_a _n##_getRxDP)(struct ath_hal*); \
_t void (_a _n##_setRxDP)(struct ath_hal*, u_int32_t rxdp); \
_t void (_a _n##_enableReceive)(struct ath_hal*); \
_t HAL_BOOL (_a _n##_stopDmaReceive)(struct ath_hal*); \
_t void (_a _n##_startPcuReceive)(struct ath_hal*); \
_t void (_a _n##_stopPcuReceive)(struct ath_hal*); \
_t void (_a _n##_setMulticastFilter)(struct ath_hal*, \
u_int32_t filter0, u_int32_t filter1); \
_t HAL_BOOL (_a _n##_setMulticastFilterIndex)(struct ath_hal*, \
u_int32_t index); \
_t HAL_BOOL (_a _n##_clrMulticastFilterIndex)(struct ath_hal*, \
u_int32_t index); \
_t u_int32_t (_a _n##_getRxFilter)(struct ath_hal*); \
_t void (_a _n##_setRxFilter)(struct ath_hal*, u_int32_t); \
_t HAL_BOOL (_a _n##_setupRxDesc)(struct ath_hal *, \
struct ath_desc *, u_int32_t size, u_int flags); \
_t HAL_STATUS (_a _n##_procRxDesc)(struct ath_hal *, \
struct ath_desc *, u_int32_t phyAddr, struct ath_desc *next); \
_t void (_a _n##_rxMonitor)(struct ath_hal *); \
/* Misc Functions */ \
_t void (_a _n##_dumpState)(struct ath_hal *); \
_t HAL_BOOL (_a _n##_getDiagState)(struct ath_hal *, int, void **, \
u_int *); \
_t void (_a _n##_getMacAddress)(struct ath_hal *, u_int8_t *); \
_t HAL_BOOL (_a _n##_setMacAddress)(struct ath_hal *, \
const u_int8_t*); \
_t HAL_BOOL (_a _n##_setRegulatoryDomain)(struct ath_hal*, \
u_int16_t, HAL_STATUS *); \
_t void (_a _n##_setLedState)(struct ath_hal*, HAL_LED_STATE); \
_t void (_a _n##_writeAssocid)(struct ath_hal*, \
const u_int8_t *bssid, u_int16_t assocId, u_int16_t timOffset); \
_t HAL_BOOL (_a _n##_gpioCfgOutput)(struct ath_hal *, \
u_int32_t gpio); \
_t HAL_BOOL (_a _n##_gpioCfgInput)(struct ath_hal *, \
u_int32_t gpio); \
_t u_int32_t (_a _n##_gpioGet)(struct ath_hal *, u_int32_t gpio); \
_t HAL_BOOL (_a _n##_gpioSet)(struct ath_hal *, u_int32_t gpio, \
u_int32_t val); \
_t void (_a _n##_gpioSetIntr)(struct ath_hal*, u_int, u_int32_t); \
_t u_int32_t (_a _n##_getTsf32)(struct ath_hal*); \
_t u_int64_t (_a _n##_getTsf64)(struct ath_hal*); \
_t void (_a _n##_resetTsf)(struct ath_hal*); \
_t u_int16_t (_a _n##_getRegDomain)(struct ath_hal*); \
_t HAL_BOOL (_a _n##_detectCardPresent)(struct ath_hal*); \
_t void (_a _n##_updateMibCounters)(struct ath_hal*, \
HAL_MIB_STATS*); \
_t HAL_BOOL (_a _n##_isHwCipherSupported)(struct ath_hal*, \
HAL_CIPHER); \
_t HAL_RFGAIN (_a _n##_getRfGain)(struct ath_hal*); \
/* \
u_int32_t (_a _n##_getCurRssi)(struct ath_hal*); \
u_int32_t (_a _n##_getDefAntenna)(struct ath_hal*); \
void (_a _n##_setDefAntenna)(struct ath_hal*, u_int32_t ant); \
*/ \
_t HAL_BOOL (_a _n##_setSlotTime)(struct ath_hal*, u_int); \
_t u_int (_a _n##_getSlotTime)(struct ath_hal*); \
_t HAL_BOOL (_a _n##_setAckTimeout)(struct ath_hal *, u_int); \
_t u_int (_a _n##_getAckTimeout)(struct ath_hal*); \
_t HAL_BOOL (_a _n##_setCTSTimeout)(struct ath_hal*, u_int); \
_t u_int (_a _n##_getCTSTimeout)(struct ath_hal*); \
/* Key Cache Functions */ \
_t u_int32_t (_a _n##_getKeyCacheSize)(struct ath_hal*); \
_t HAL_BOOL (_a _n##_resetKeyCacheEntry)(struct ath_hal*, \
u_int16_t); \
_t HAL_BOOL (_a _n##_isKeyCacheEntryValid)(struct ath_hal *, \
u_int16_t); \
_t HAL_BOOL (_a _n##_setKeyCacheEntry)(struct ath_hal*, u_int16_t, \
const HAL_KEYVAL *, const u_int8_t *, int); \
_t HAL_BOOL (_a _n##_setKeyCacheEntryMac)(struct ath_hal*, \
u_int16_t, const u_int8_t *); \
/* Power Management Functions */ \
_t HAL_BOOL (_a _n##_setPowerMode)(struct ath_hal*, \
HAL_POWER_MODE mode, \
HAL_BOOL set_chip, u_int16_t sleep_duration); \
_t HAL_POWER_MODE (_a _n##_getPowerMode)(struct ath_hal*); \
_t HAL_BOOL (_a _n##_queryPSPollSupport)(struct ath_hal*); \
_t HAL_BOOL (_a _n##_initPSPoll)(struct ath_hal*); \
_t HAL_BOOL (_a _n##_enablePSPoll)(struct ath_hal *, u_int8_t *, \
u_int16_t); \
_t HAL_BOOL (_a _n##_disablePSPoll)(struct ath_hal *); \
/* Beacon Management Functions */ \
_t void (_a _n##_beaconInit)(struct ath_hal *, u_int32_t nexttbtt, \
u_int32_t intval); \
_t void (_a _n##_setStationBeaconTimers)(struct ath_hal *, \
const HAL_BEACON_STATE *, u_int32_t tsf, u_int32_t dtimCount, \
u_int32_t cfpCcount); \
_t void (_a _n##_resetStationBeaconTimers)(struct ath_hal *); \
_t HAL_BOOL (_a _n##_waitForBeaconDone)(struct ath_hal *, \
bus_addr_t); \
/* Interrupt functions */ \
_t HAL_BOOL (_a _n##_isInterruptPending)(struct ath_hal *); \
_t HAL_BOOL (_a _n##_getPendingInterrupts)(struct ath_hal *, \
u_int32_t *); \
_t u_int32_t (_a _n##_getInterrupts)(struct ath_hal *); \
_t HAL_INT (_a _n##_setInterrupts)(struct ath_hal *, HAL_INT); \
/* Chipset functions (ar5k-specific, non-HAL) */ \
_t HAL_BOOL (_a _n##_get_capabilities)(struct ath_hal *); \
_t void (_a _n##_radar_alert)(struct ath_hal *, HAL_BOOL enable); \
_t HAL_BOOL (_a _n##_eeprom_is_busy)(struct ath_hal *); \
_t int (_a _n##_eeprom_read)(struct ath_hal *, u_int32_t offset, \
u_int16_t *data); \
_t int (_a _n##_eeprom_write)(struct ath_hal *, u_int32_t offset, \
u_int16_t data);
#define AR5K_MAX_GPIO 10
#define AR5K_MAX_RF_BANKS 8
struct ath_hal {
u_int32_t ah_magic;
u_int32_t ah_abi;
u_int16_t ah_device;
u_int16_t ah_sub_vendor;
void *ah_sc;
bus_space_tag_t ah_st;
bus_space_handle_t ah_sh;
HAL_INT ah_imr;
HAL_CTRY_CODE ah_country_code;
HAL_OPMODE ah_op_mode;
HAL_POWER_MODE ah_power_mode;
HAL_CHANNEL ah_current_channel;
HAL_BOOL ah_turbo;
HAL_BOOL ah_calibration;
HAL_BOOL ah_running;
HAL_RFGAIN ah_rf_gain;
#define ah_countryCode ah_country_code
HAL_RATE_TABLE ah_rt_11a;
HAL_RATE_TABLE ah_rt_11b;
HAL_RATE_TABLE ah_rt_11g;
HAL_RATE_TABLE ah_rt_turbo;
HAL_RATE_TABLE ah_rt_xr;
u_int32_t ah_mac_version;
u_int16_t ah_mac_revision;
u_int16_t ah_phy_revision;
u_int16_t ah_radio_5ghz_revision;
u_int16_t ah_radio_2ghz_revision;
enum ar5k_version ah_version;
enum ar5k_radio ah_radio;
u_int32_t ah_phy;
HAL_BOOL ah_5ghz;
HAL_BOOL ah_2ghz;
#define ah_macVersion ah_mac_version
#define ah_macRev ah_mac_revision
#define ah_phyRev ah_phy_revision
#define ah_analog5GhzRev ah_radio_5ghz_revision
#define ah_analog2GhzRev ah_radio_2ghz_revision
#define ah_regdomain ah_capabilities.cap_regdomain.reg_current
#define ah_modes ah_capabilities.cap_mode
#define ah_ee_version ah_capabilities.cap_eeprom.ee_version
u_int32_t ah_atim_window;
u_int32_t ah_aifs;
u_int32_t ah_cw_min;
u_int32_t ah_cw_max;
HAL_BOOL ah_software_retry;
u_int32_t ah_limit_tx_retries;
u_int32_t ah_antenna[AR5K_EEPROM_N_MODES][HAL_ANT_MAX];
HAL_BOOL ah_ant_diversity;
u_int8_t ah_sta_id[IEEE80211_ADDR_LEN];
u_int8_t ah_bssid[IEEE80211_ADDR_LEN];
u_int32_t ah_gpio[AR5K_MAX_GPIO];
int ah_gpio_npins;
ar5k_capabilities_t ah_capabilities;
HAL_TXQ_INFO ah_txq[HAL_NUM_TX_QUEUES];
u_int32_t ah_txq_interrupts;
u_int32_t *ah_rf_banks;
size_t ah_rf_banks_size;
struct ar5k_gain ah_gain;
u_int32_t ah_offset[AR5K_MAX_RF_BANKS];
struct {
u_int16_t txp_pcdac[AR5K_EEPROM_POWER_TABLE_SIZE];
u_int16_t txp_rates[AR5K_MAX_RATES];
int16_t txp_min, txp_max;
HAL_BOOL txp_tpc;
int16_t txp_ofdm;
} ah_txpower;
struct {
HAL_BOOL r_enabled;
int r_last_alert;
HAL_CHANNEL r_last_channel;
} ah_radar;
/*
* Function pointers
*/
AR5K_HAL_FUNCTIONS(, ah, *);
};
/*
* Common silicon revision/version values
*/
#define AR5K_SREV_REV_FPGA 1
#define AR5K_SREV_REV_PROTO 2
#define AR5K_SREV_REV_PROTOA 3
#define AR5K_SREV_REV_AR5210 4
#define AR5K_SREV_REV_AR5210M 5
#define AR5K_SREV_REV_AR5210M23 7
#define AR5K_SREV_REV_AR521023 8
#define AR5K_SREV_VER_AR5210 0
#define AR5K_SREV_VER_AR5311 1
#define AR5K_SREV_VER_AR5311A 2
#define AR5K_SREV_VER_AR5311B 3
#define AR5K_SREV_VER_AR5211 4
#define AR5K_SREV_VER_AR5212 5
#define AR5K_SREV_RAD_5111 0x10
#define AR5K_SREV_RAD_5111A 0x15
#define AR5K_SREV_RAD_2111 0x20
#define AR5K_SREV_RAD_5112 0x30
#define AR5K_SREV_RAD_5112A 0x35
#define AR5K_SREV_RAD_2112A 0x45
/*
* Misc defines
*/
#define HAL_ABI_VERSION 0x04090901 /* YYMMDDnn */
#define AR5K_PRINTF(fmt, ...) printf("%s: " fmt, __func__, ##__VA_ARGS__)
#define AR5K_PRINT(fmt) printf("%s: " fmt, __func__)
#ifdef AR5K_DEBUG
#define AR5K_TRACE printf("%s:%d\n", __func__, __LINE__)
#else
#define AR5K_TRACE
#endif
#define AR5K_DELAY(_n) delay(_n)
#define AR5K_ELEMENTS(_array) (sizeof(_array) / sizeof(_array[0]))
typedef struct ath_hal * (ar5k_attach_t)
(u_int16_t, void *, bus_space_tag_t, bus_space_handle_t, HAL_STATUS *);
typedef HAL_BOOL (ar5k_rfgain_t)
(struct ath_hal *, HAL_CHANNEL *, u_int);
/*
* Some tuneable values (these should be changeable by the user)
*/
#define AR5K_TUNE_DMA_BEACON_RESP 2
#define AR5K_TUNE_SW_BEACON_RESP 10
#define AR5K_TUNE_ADDITIONAL_SWBA_BACKOFF 0
#define AR5K_TUNE_RADAR_ALERT AH_FALSE
#define AR5K_TUNE_MIN_TX_FIFO_THRES 1
#define AR5K_TUNE_MAX_TX_FIFO_THRES ((IEEE80211_MAX_LEN / 64) + 1)
#define AR5K_TUNE_RSSI_THRES 1792
#define AR5K_TUNE_REGISTER_TIMEOUT 20000
#define AR5K_TUNE_REGISTER_DWELL_TIME 20000
#define AR5K_TUNE_BEACON_INTERVAL 100
#define AR5K_TUNE_AIFS 2
#define AR5K_TUNE_AIFS_11B 2
#define AR5K_TUNE_AIFS_XR 0
#define AR5K_TUNE_CWMIN 15
#define AR5K_TUNE_CWMIN_11B 31
#define AR5K_TUNE_CWMIN_XR 3
#define AR5K_TUNE_CWMAX 1023
#define AR5K_TUNE_CWMAX_11B 1023
#define AR5K_TUNE_CWMAX_XR 7
#define AR5K_TUNE_NOISE_FLOOR -72
#define AR5K_TUNE_MAX_TXPOWER 60
#define AR5K_TUNE_DEFAULT_TXPOWER 30
#define AR5K_TUNE_TPC_TXPOWER AH_TRUE
#define AR5K_TUNE_ANT_DIVERSITY AH_TRUE
/* Default regulation domain if stored value EEPROM value is invalid */
#define AR5K_TUNE_REGDOMAIN DMN_FCC1_FCCA
#define AR5K_TUNE_CTRY CTRY_DEFAULT
/*
* Common initial register values
*/
#define AR5K_INIT_MODE ( \
IEEE80211_CHAN_5GHZ | IEEE80211_CHAN_OFDM \
)
#define AR5K_INIT_TX_LATENCY 502
#define AR5K_INIT_USEC 39
#define AR5K_INIT_USEC_TURBO 79
#define AR5K_INIT_USEC_32 31
#define AR5K_INIT_CARR_SENSE_EN 1
#define AR5K_INIT_PROG_IFS 920
#define AR5K_INIT_PROG_IFS_TURBO 960
#define AR5K_INIT_EIFS 3440
#define AR5K_INIT_EIFS_TURBO 6880
#define AR5K_INIT_SLOT_TIME 360
#define AR5K_INIT_SLOT_TIME_TURBO 480
#define AR5K_INIT_ACK_CTS_TIMEOUT 1024
#define AR5K_INIT_ACK_CTS_TIMEOUT_TURBO 0x08000800
#define AR5K_INIT_SIFS 560
#define AR5K_INIT_SIFS_TURBO 480
#define AR5K_INIT_SH_RETRY 10
#define AR5K_INIT_LG_RETRY AR5K_INIT_SH_RETRY
#define AR5K_INIT_SSH_RETRY 32
#define AR5K_INIT_SLG_RETRY AR5K_INIT_SSH_RETRY
#define AR5K_INIT_TX_RETRY 10
#define AR5K_INIT_TOPS 8
#define AR5K_INIT_RXNOFRM 8
#define AR5K_INIT_RPGTO 0
#define AR5K_INIT_TXNOFRM 0
#define AR5K_INIT_BEACON_PERIOD 65535
#define AR5K_INIT_TIM_OFFSET 0
#define AR5K_INIT_BEACON_EN 0
#define AR5K_INIT_RESET_TSF 0
#define AR5K_INIT_TRANSMIT_LATENCY ( \
(AR5K_INIT_TX_LATENCY << 14) | (AR5K_INIT_USEC_32 << 7) | \
(AR5K_INIT_USEC) \
)
#define AR5K_INIT_TRANSMIT_LATENCY_TURBO ( \
(AR5K_INIT_TX_LATENCY << 14) | (AR5K_INIT_USEC_32 << 7) | \
(AR5K_INIT_USEC_TURBO) \
)
#define AR5K_INIT_PROTO_TIME_CNTRL ( \
(AR5K_INIT_CARR_SENSE_EN << 26) | (AR5K_INIT_EIFS << 12) | \
(AR5K_INIT_PROG_IFS) \
)
#define AR5K_INIT_PROTO_TIME_CNTRL_TURBO ( \
(AR5K_INIT_CARR_SENSE_EN << 26) | (AR5K_INIT_EIFS_TURBO << 12) |\
(AR5K_INIT_PROG_IFS_TURBO) \
)
#define AR5K_INIT_BEACON_CONTROL ( \
(AR5K_INIT_RESET_TSF << 24) | (AR5K_INIT_BEACON_EN << 23) | \
(AR5K_INIT_TIM_OFFSET << 16) | (AR5K_INIT_BEACON_PERIOD) \
)
/*
* AR5k register access
*/
#define AR5K_REG_WRITE(_reg, _val) \
bus_space_write_4(hal->ah_st, hal->ah_sh, (_reg), (_val))
#define AR5K_REG_READ(_reg) \
((u_int32_t)bus_space_read_4(hal->ah_st, hal->ah_sh, (_reg)))
#define AR5K_REG_SM(_val, _flags) \
(((_val) << _flags##_S) & (_flags))
#define AR5K_REG_MS(_val, _flags) \
(((_val) & (_flags)) >> _flags##_S)
#define AR5K_REG_WRITE_BITS(_reg, _flags, _val) \
AR5K_REG_WRITE(_reg, (AR5K_REG_READ(_reg) &~ (_flags)) | \
(((_val) << _flags##_S) & (_flags)))
#define AR5K_REG_MASKED_BITS(_reg, _flags, _mask) \
AR5K_REG_WRITE(_reg, (AR5K_REG_READ(_reg) & (_mask)) | (_flags))
#define AR5K_REG_ENABLE_BITS(_reg, _flags) \
AR5K_REG_WRITE(_reg, AR5K_REG_READ(_reg) | (_flags))
#define AR5K_REG_DISABLE_BITS(_reg, _flags) \
AR5K_REG_WRITE(_reg, AR5K_REG_READ(_reg) &~ (_flags))
#define AR5K_PHY_WRITE(_reg, _val) \
AR5K_REG_WRITE(hal->ah_phy + ((_reg) << 2), _val)
#define AR5K_PHY_READ(_reg) \
AR5K_REG_READ(hal->ah_phy + ((_reg) << 2))
#define AR5K_REG_WAIT(_i) \
if (_i % 64) \
AR5K_DELAY(1);
#define AR5K_EEPROM_READ(_o, _v) { \
if ((ret = hal->ah_eeprom_read(hal, (_o), \
&(_v))) != 0) \
return (ret); \
}
#define AR5K_EEPROM_READ_HDR(_o, _v) \
AR5K_EEPROM_READ(_o, hal->ah_capabilities.cap_eeprom._v); \
/* Read status of selected queue */
#define AR5K_REG_READ_Q(_reg, _queue) \
(AR5K_REG_READ(_reg) & (1 << _queue)) \
#define AR5K_REG_WRITE_Q(_reg, _queue) \
AR5K_REG_WRITE(_reg, (1 << _queue))
#define AR5K_Q_ENABLE_BITS(_reg, _queue) do { \
_reg |= 1 << _queue; \
} while (0)
#define AR5K_Q_DISABLE_BITS(_reg, _queue) do { \
_reg &= ~(1 << _queue); \
} while (0)
/*
* Unaligned little endian access
*/
#define AR5K_LE_READ_2(_p) \
(((const u_int8_t *)(_p))[0] | (((const u_int8_t *)(_p))[1] << 8))
#define AR5K_LE_READ_4(_p) \
(((const u_int8_t *)(_p))[0] | \
(((const u_int8_t *)(_p))[1] << 8) | \
(((const u_int8_t *)(_p))[2] << 16) | \
(((const u_int8_t *)(_p))[3] << 24))
#define AR5K_LE_WRITE_2(_p, _val) \
((((u_int8_t *)(_p))[0] = ((u_int32_t)(_val) & 0xff)), \
(((u_int8_t *)(_p))[1] = (((u_int32_t)(_val) >> 8) & 0xff)))
#define AR5K_LE_WRITE_4(_p, _val) \
((((u_int8_t *)(_p))[0] = ((u_int32_t)(_val) & 0xff)), \
(((u_int8_t *)(_p))[1] = (((u_int32_t)(_val) >> 8) & 0xff)), \
(((u_int8_t *)(_p))[2] = (((u_int32_t)(_val) >> 16) & 0xff)), \
(((u_int8_t *)(_p))[3] = (((u_int32_t)(_val) >> 24) & 0xff)))
/*
* Initial register values
*/
struct ar5k_ini {
u_int16_t ini_register;
u_int32_t ini_value;
enum {
AR5K_INI_WRITE = 0,
AR5K_INI_READ = 1,
} ini_mode;
};
#define AR5K_INI_VAL_11A 0
#define AR5K_INI_VAL_11A_TURBO 1
#define AR5K_INI_VAL_11B 2
#define AR5K_INI_VAL_11G 3
#define AR5K_INI_VAL_11G_TURBO 4
#define AR5K_INI_VAL_XR 0
#define AR5K_INI_VAL_MAX 5
#define AR5K_INI_PHY_5111 0
#define AR5K_INI_PHY_5112 1
#define AR5K_INI_PHY_511X 1
#define AR5K_AR5111_INI_RF_MAX_BANKS AR5K_MAX_RF_BANKS
#define AR5K_AR5112_INI_RF_MAX_BANKS AR5K_MAX_RF_BANKS
struct ar5k_ini_rf {
u_int8_t rf_bank;
u_int16_t rf_register;
u_int32_t rf_value[5];
};
#define AR5K_AR5111_INI_RF { \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00380000, 0x00380000, 0x00380000, 0x00380000, 0x00380000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 0, 0x989c, \
{ 0x00000000, 0x00000000, 0x000000c0, 0x00000080, 0x00000080 } }, \
{ 0, 0x989c, \
{ 0x000400f9, 0x000400f9, 0x000400ff, 0x000400fd, 0x000400fd } }, \
{ 0, 0x98d4, \
{ 0x00000000, 0x00000000, 0x00000004, 0x00000004, 0x00000004 } }, \
{ 1, 0x98d4, \
{ 0x00000020, 0x00000020, 0x00000020, 0x00000020, 0x00000020 } }, \
{ 2, 0x98d4, \
{ 0x00000010, 0x00000014, 0x00000010, 0x00000010, 0x00000014 } }, \
{ 3, 0x98d8, \
{ 0x00601068, 0x00601068, 0x00601068, 0x00601068, 0x00601068 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x10000000, 0x10000000, 0x10000000, 0x10000000, 0x10000000 } }, \
{ 6, 0x989c, \
{ 0x04000000, 0x04000000, 0x04000000, 0x04000000, 0x04000000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x0a000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x003800c0, 0x00380080, 0x023800c0, 0x003800c0, 0x003800c0 } }, \
{ 6, 0x989c, \
{ 0x00020006, 0x00020006, 0x00000006, 0x00020006, 0x00020006 } }, \
{ 6, 0x989c, \
{ 0x00000089, 0x00000089, 0x00000089, 0x00000089, 0x00000089 } }, \
{ 6, 0x989c, \
{ 0x000000a0, 0x000000a0, 0x000000a0, 0x000000a0, 0x000000a0 } }, \
{ 6, 0x989c, \
{ 0x00040007, 0x00040007, 0x00040007, 0x00040007, 0x00040007 } }, \
{ 6, 0x98d4, \
{ 0x0000001a, 0x0000001a, 0x0000001a, 0x0000001a, 0x0000001a } }, \
{ 7, 0x989c, \
{ 0x00000040, 0x00000048, 0x00000040, 0x00000040, 0x00000040 } }, \
{ 7, 0x989c, \
{ 0x00000010, 0x00000010, 0x00000010, 0x00000010, 0x00000010 } }, \
{ 7, 0x989c, \
{ 0x00000008, 0x00000008, 0x00000008, 0x00000008, 0x00000008 } }, \
{ 7, 0x989c, \
{ 0x0000004f, 0x0000004f, 0x0000004f, 0x0000004f, 0x0000004f } }, \
{ 7, 0x989c, \
{ 0x000000f1, 0x000000f1, 0x00000061, 0x000000f1, 0x000000f1 } }, \
{ 7, 0x989c, \
{ 0x0000904f, 0x0000904f, 0x0000904c, 0x0000904f, 0x0000904f } }, \
{ 7, 0x989c, \
{ 0x0000125a, 0x0000125a, 0x0000129a, 0x0000125a, 0x0000125a } }, \
{ 7, 0x98cc, \
{ 0x0000000e, 0x0000000e, 0x0000000f, 0x0000000e, 0x0000000e } }, \
}
#define AR5K_AR5112_INI_RF { \
{ 1, 0x98d4, \
{ 0x00000020, 0x00000020, 0x00000020, 0x00000020, 0x00000020 } }, \
{ 2, 0x98d0, \
{ 0x03060408, 0x03070408, 0x03060408, 0x03060408, 0x03070408 } }, \
{ 3, 0x98dc, \
{ 0x00a0c0c0, 0x00a0c0c0, 0x00e0c0c0, 0x00e0c0c0, 0x00e0c0c0 } }, \
{ 6, 0x989c, \
{ 0x0f000000, 0x0f000000, 0x0f000000, 0x0f000000, 0x0f000000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x00800000, 0x00800000, 0x00800000, 0x00800000, 0x00800000 } }, \
{ 6, 0x989c, \
{ 0x002a0000, 0x002a0000, 0x002a0000, 0x002a0000, 0x002a0000 } }, \
{ 6, 0x989c, \
{ 0x00010000, 0x00010000, 0x00010000, 0x00010000, 0x00010000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x00180000, 0x00180000, 0x00180000, 0x00180000, 0x00180000 } }, \
{ 6, 0x989c, \
{ 0x00600000, 0x00600000, 0x006e0000, 0x006e0000, 0x006e0000 } }, \
{ 6, 0x989c, \
{ 0x00c70000, 0x00c70000, 0x00c70000, 0x00c70000, 0x00c70000 } }, \
{ 6, 0x989c, \
{ 0x004b0000, 0x004b0000, 0x004b0000, 0x004b0000, 0x004b0000 } }, \
{ 6, 0x989c, \
{ 0x04480000, 0x04480000, 0x04480000, 0x04480000, 0x04480000 } }, \
{ 6, 0x989c, \
{ 0x00220000, 0x00220000, 0x00220000, 0x00220000, 0x00220000 } }, \
{ 6, 0x989c, \
{ 0x00e40000, 0x00e40000, 0x00e40000, 0x00e40000, 0x00e40000 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x00fc0000, 0x00fc0000, 0x00fc0000, 0x00fc0000, 0x00fc0000 } }, \
{ 6, 0x989c, \
{ 0x00ff0000, 0x00ff0000, 0x00ff0000, 0x00ff0000, 0x00ff0000 } }, \
{ 6, 0x989c, \
{ 0x043f0000, 0x043f0000, 0x043f0000, 0x043f0000, 0x043f0000 } }, \
{ 6, 0x989c, \
{ 0x000c0000, 0x000c0000, 0x000c0000, 0x000c0000, 0x000c0000 } }, \
{ 6, 0x989c, \
{ 0x02190000, 0x02190000, 0x02190000, 0x02190000, 0x02190000 } }, \
{ 6, 0x989c, \
{ 0x00240000, 0x00240000, 0x00240000, 0x00240000, 0x00240000 } }, \
{ 6, 0x989c, \
{ 0x00b40000, 0x00b40000, 0x00b40000, 0x00b40000, 0x00b40000 } }, \
{ 6, 0x989c, \
{ 0x00990000, 0x00990000, 0x00990000, 0x00990000, 0x00990000 } }, \
{ 6, 0x989c, \
{ 0x00500000, 0x00500000, 0x00500000, 0x00500000, 0x00500000 } }, \
{ 6, 0x989c, \
{ 0x002a0000, 0x002a0000, 0x002a0000, 0x002a0000, 0x002a0000 } }, \
{ 6, 0x989c, \
{ 0x00120000, 0x00120000, 0x00120000, 0x00120000, 0x00120000 } }, \
{ 6, 0x989c, \
{ 0xc0320000, 0xc0320000, 0xc0320000, 0xc0320000, 0xc0320000 } }, \
{ 6, 0x989c, \
{ 0x01740000, 0x01740000, 0x01740000, 0x01740000, 0x01740000 } }, \
{ 6, 0x989c, \
{ 0x00110000, 0x00110000, 0x00110000, 0x00110000, 0x00110000 } }, \
{ 6, 0x989c, \
{ 0x86280000, 0x86280000, 0x86280000, 0x86280000, 0x86280000 } }, \
{ 6, 0x989c, \
{ 0x31840000, 0x31840000, 0x31840000, 0x31840000, 0x31840000 } }, \
{ 6, 0x989c, \
{ 0x00f20080, 0x00f20080, 0x00f20080, 0x00f20080, 0x00f20080 } }, \
{ 6, 0x989c, \
{ 0x00070019, 0x00070019, 0x00070019, 0x00070019, 0x00070019 } }, \
{ 6, 0x989c, \
{ 0x00000003, 0x00000003, 0x00000003, 0x00000003, 0x00000003 } }, \
{ 6, 0x989c, \
{ 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, \
{ 6, 0x989c, \
{ 0x000000b2, 0x000000b2, 0x000000b2, 0x000000b2, 0x000000b2 } }, \
{ 6, 0x989c, \
{ 0x00b02084, 0x00b02084, 0x00b02084, 0x00b02084, 0x00b02084 } }, \
{ 6, 0x989c, \
{ 0x004125a4, 0x004125a4, 0x004125a4, 0x004125a4, 0x004125a4 } }, \
{ 6, 0x989c, \
{ 0x00119220, 0x00119220, 0x00119220, 0x00119220, 0x00119220 } }, \
{ 6, 0x989c, \
{ 0x001a4800, 0x001a4800, 0x001a4800, 0x001a4800, 0x001a4800 } }, \
{ 6, 0x98d8, \
{ 0x000b0230, 0x000b0230, 0x000b0230, 0x000b0230, 0x000b0230 } }, \
{ 7, 0x989c, \
{ 0x00000094, 0x00000094, 0x00000094, 0x00000094, 0x00000094 } }, \
{ 7, 0x989c, \
{ 0x00000091, 0x00000091, 0x00000091, 0x00000091, 0x00000091 } }, \
{ 7, 0x989c, \
{ 0x00000012, 0x00000012, 0x00000012, 0x00000012, 0x00000012 } }, \
{ 7, 0x989c, \
{ 0x00000080, 0x00000080, 0x00000080, 0x00000080, 0x00000080 } }, \
{ 7, 0x989c, \
{ 0x000000d9, 0x000000d9, 0x000000d9, 0x000000d9, 0x000000d9 } }, \
{ 7, 0x989c, \
{ 0x00000060, 0x00000060, 0x00000060, 0x00000060, 0x00000060 } }, \
{ 7, 0x989c, \
{ 0x000000f0, 0x000000f0, 0x000000f0, 0x000000f0, 0x000000f0 } }, \
{ 7, 0x989c, \
{ 0x000000a2, 0x000000a2, 0x000000a2, 0x000000a2, 0x000000a2 } }, \
{ 7, 0x989c, \
{ 0x00000052, 0x00000052, 0x00000052, 0x00000052, 0x00000052 } }, \
{ 7, 0x989c, \
{ 0x000000d4, 0x000000d4, 0x000000d4, 0x000000d4, 0x000000d4 } }, \
{ 7, 0x989c, \
{ 0x000014cc, 0x000014cc, 0x000014cc, 0x000014cc, 0x000014cc } }, \
{ 7, 0x989c, \
{ 0x0000048c, 0x0000048c, 0x0000048c, 0x0000048c, 0x0000048c } }, \
{ 7, 0x98c4, \
{ 0x00000003, 0x00000003, 0x00000003, 0x00000003, 0x00000003 } }, \
}
struct ar5k_ini_rfgain {
u_int16_t rfg_register;
u_int32_t rfg_value[2][2];
#define AR5K_INI_RFGAIN_5GHZ 0
#define AR5K_INI_RFGAIN_2GHZ 1
};
#define AR5K_INI_RFGAIN { \
{ 0x9a00, { \
{ 0x000001a9, 0x00000000 }, { 0x00000007, 0x00000007 } } }, \
{ 0x9a04, { \
{ 0x000001e9, 0x00000040 }, { 0x00000047, 0x00000047 } } }, \
{ 0x9a08, { \
{ 0x00000029, 0x00000080 }, { 0x00000087, 0x00000087 } } }, \
{ 0x9a0c, { \
{ 0x00000069, 0x00000150 }, { 0x000001a0, 0x000001a0 } } }, \
{ 0x9a10, { \
{ 0x00000199, 0x00000190 }, { 0x000001e0, 0x000001e0 } } }, \
{ 0x9a14, { \
{ 0x000001d9, 0x000001d0 }, { 0x00000020, 0x00000020 } } }, \
{ 0x9a18, { \
{ 0x00000019, 0x00000010 }, { 0x00000060, 0x00000060 } } }, \
{ 0x9a1c, { \
{ 0x00000059, 0x00000044 }, { 0x000001a1, 0x000001a1 } } }, \
{ 0x9a20, { \
{ 0x00000099, 0x00000084 }, { 0x000001e1, 0x000001e1 } } }, \
{ 0x9a24, { \
{ 0x000001a5, 0x00000148 }, { 0x00000021, 0x00000021 } } }, \
{ 0x9a28, { \
{ 0x000001e5, 0x00000188 }, { 0x00000061, 0x00000061 } } }, \
{ 0x9a2c, { \
{ 0x00000025, 0x000001c8 }, { 0x00000162, 0x00000162 } } }, \
{ 0x9a30, { \
{ 0x000001c8, 0x00000014 }, { 0x000001a2, 0x000001a2 } } }, \
{ 0x9a34, { \
{ 0x00000008, 0x00000042 }, { 0x000001e2, 0x000001e2 } } }, \
{ 0x9a38, { \
{ 0x00000048, 0x00000082 }, { 0x00000022, 0x00000022 } } }, \
{ 0x9a3c, { \
{ 0x00000088, 0x00000178 }, { 0x00000062, 0x00000062 } } }, \
{ 0x9a40, { \
{ 0x00000198, 0x000001b8 }, { 0x00000163, 0x00000163 } } }, \
{ 0x9a44, { \
{ 0x000001d8, 0x000001f8 }, { 0x000001a3, 0x000001a3 } } }, \
{ 0x9a48, { \
{ 0x00000018, 0x00000012 }, { 0x000001e3, 0x000001e3 } } }, \
{ 0x9a4c, { \
{ 0x00000058, 0x00000052 }, { 0x00000023, 0x00000023 } } }, \
{ 0x9a50, { \
{ 0x00000098, 0x00000092 }, { 0x00000063, 0x00000063 } } }, \
{ 0x9a54, { \
{ 0x000001a4, 0x0000017c }, { 0x00000184, 0x00000184 } } }, \
{ 0x9a58, { \
{ 0x000001e4, 0x000001bc }, { 0x000001c4, 0x000001c4 } } }, \
{ 0x9a5c, { \
{ 0x00000024, 0x000001fc }, { 0x00000004, 0x00000004 } } }, \
{ 0x9a60, { \
{ 0x00000064, 0x0000000a }, { 0x000001ea, 0x0000000b } } }, \
{ 0x9a64, { \
{ 0x000000a4, 0x0000004a }, { 0x0000002a, 0x0000004b } } }, \
{ 0x9a68, { \
{ 0x000000e4, 0x0000008a }, { 0x0000006a, 0x0000008b } } }, \
{ 0x9a6c, { \
{ 0x0000010a, 0x0000015a }, { 0x000000aa, 0x000001ac } } }, \
{ 0x9a70, { \
{ 0x0000014a, 0x0000019a }, { 0x000001ab, 0x000001ec } } }, \
{ 0x9a74, { \
{ 0x0000018a, 0x000001da }, { 0x000001eb, 0x0000002c } } }, \
{ 0x9a78, { \
{ 0x000001ca, 0x0000000e }, { 0x0000002b, 0x00000012 } } }, \
{ 0x9a7c, { \
{ 0x0000000a, 0x0000004e }, { 0x0000006b, 0x00000052 } } }, \
{ 0x9a80, { \
{ 0x0000004a, 0x0000008e }, { 0x000000ab, 0x00000092 } } }, \
{ 0x9a84, { \
{ 0x0000008a, 0x0000015e }, { 0x000001ac, 0x00000193 } } }, \
{ 0x9a88, { \
{ 0x000001ba, 0x0000019e }, { 0x000001ec, 0x000001d3 } } }, \
{ 0x9a8c, { \
{ 0x000001fa, 0x000001de }, { 0x0000002c, 0x00000013 } } }, \
{ 0x9a90, { \
{ 0x0000003a, 0x00000009 }, { 0x0000003a, 0x00000053 } } }, \
{ 0x9a94, { \
{ 0x0000007a, 0x00000049 }, { 0x0000007a, 0x00000093 } } }, \
{ 0x9a98, { \
{ 0x00000186, 0x00000089 }, { 0x000000ba, 0x00000194 } } }, \
{ 0x9a9c, { \
{ 0x000001c6, 0x00000179 }, { 0x000001bb, 0x000001d4 } } }, \
{ 0x9aa0, { \
{ 0x00000006, 0x000001b9 }, { 0x000001fb, 0x00000014 } } }, \
{ 0x9aa4, { \
{ 0x00000046, 0x000001f9 }, { 0x0000003b, 0x0000003a } } }, \
{ 0x9aa8, { \
{ 0x00000086, 0x00000039 }, { 0x0000007b, 0x0000007a } } }, \
{ 0x9aac, { \
{ 0x000000c6, 0x00000079 }, { 0x000000bb, 0x000000ba } } }, \
{ 0x9ab0, { \
{ 0x000000c6, 0x000000b9 }, { 0x000001bc, 0x000001bb } } }, \
{ 0x9ab4, { \
{ 0x000000c6, 0x000001bd }, { 0x000001fc, 0x000001fb } } }, \
{ 0x9ab8, { \
{ 0x000000c6, 0x000001fd }, { 0x0000003c, 0x0000003b } } }, \
{ 0x9abc, { \
{ 0x000000c6, 0x0000003d }, { 0x0000007c, 0x0000007b } } }, \
{ 0x9ac0, { \
{ 0x000000c6, 0x0000007d }, { 0x000000bc, 0x000000bb } } }, \
{ 0x9ac4, { \
{ 0x000000c6, 0x000000bd }, { 0x000000fc, 0x000001bc } } }, \
{ 0x9ac8, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000001fc } } }, \
{ 0x9acc, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x0000003c } } }, \
{ 0x9ad0, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x0000007c } } }, \
{ 0x9ad4, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000bc } } }, \
{ 0x9ad8, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000fc } } }, \
{ 0x9adc, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000fc } } }, \
{ 0x9ae0, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000fc } } }, \
{ 0x9ae4, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000fc } } }, \
{ 0x9ae8, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000fc } } }, \
{ 0x9aec, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000fc } } }, \
{ 0x9af0, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000fc } } }, \
{ 0x9af4, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000fc } } }, \
{ 0x9af8, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000fc } } }, \
{ 0x9afc, { \
{ 0x000000c6, 0x000000fd }, { 0x000000fc, 0x000000fc } } }, \
}
/*
* Prototypes
*/
__BEGIN_DECLS
const char *ath_hal_probe(u_int16_t, u_int16_t);
struct ath_hal *ath_hal_attach(u_int16_t, void *, bus_space_tag_t,
bus_space_handle_t, HAL_STATUS *);
u_int16_t ath_hal_computetxtime(struct ath_hal *,
const HAL_RATE_TABLE *, u_int32_t, u_int16_t, HAL_BOOL);
u_int ath_hal_mhz2ieee(u_int, u_int);
u_int ath_hal_ieee2mhz(u_int, u_int);
HAL_BOOL ath_hal_init_channels(struct ath_hal *, HAL_CHANNEL *,
u_int, u_int *, HAL_CTRY_CODE, u_int16_t, HAL_BOOL, HAL_BOOL);
void ar5k_radar_alert(struct ath_hal *);
ieee80211_regdomain_t ar5k_regdomain_to_ieee(u_int16_t);
u_int16_t ar5k_regdomain_from_ieee(ieee80211_regdomain_t);
u_int16_t ar5k_get_regdomain(struct ath_hal *);
u_int32_t ar5k_bitswap(u_int32_t, u_int);
u_int ar5k_clocktoh(u_int, HAL_BOOL);
u_int ar5k_htoclock(u_int, HAL_BOOL);
void ar5k_rt_copy(HAL_RATE_TABLE *, HAL_RATE_TABLE *);
HAL_BOOL ar5k_register_timeout(struct ath_hal *, u_int32_t,
u_int32_t, u_int32_t, HAL_BOOL);
int ar5k_eeprom_init(struct ath_hal *);
int ar5k_eeprom_read_mac(struct ath_hal *, u_int8_t *);
HAL_BOOL ar5k_eeprom_regulation_domain(struct ath_hal *,
HAL_BOOL, ieee80211_regdomain_t *);
HAL_BOOL ar5k_channel(struct ath_hal *, HAL_CHANNEL *);
HAL_BOOL ar5k_rfregs(struct ath_hal *, HAL_CHANNEL *, u_int);
u_int32_t ar5k_rfregs_gainf_corr(struct ath_hal *);
HAL_BOOL ar5k_rfregs_gain_readback(struct ath_hal *);
int32_t ar5k_rfregs_gain_adjust(struct ath_hal *);
HAL_BOOL ar5k_rfgain(struct ath_hal *, u_int, u_int);
void ar5k_txpower_table(struct ath_hal *, HAL_CHANNEL *,
int16_t);
__END_DECLS
#endif /* _AR5K_H */
|