1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
|
/* $OpenBSD: ipmivar.h,v 1.8 2005/12/16 03:16:47 marco Exp $ */
/*
* Copyright (c) 2005 Jordan Hargrave
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHORS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHORS OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
*/
#ifndef _IPMIVAR_H_
#define _IPMIVAR_H_
#include <sys/timeout.h>
#define IPMI_IF_KCS 1
#define IPMI_IF_SMIC 2
#define IPMI_IF_BT 3
#define IPMI_IF_KCS_NREGS 2
#define IPMI_IF_SMIC_NREGS 3
#define IPMI_IF_BT_NREGS 3
struct ipmi_thread;
struct ipmi_softc;
struct ipmi_bmc_args{
int offset;
u_int8_t mask;
u_int8_t value;
volatile u_int8_t *v;
};
struct ipmi_attach_args {
char *iaa_name;
bus_space_tag_t iaa_iot;
bus_space_tag_t iaa_memt;
int iaa_if_type;
int iaa_if_rev;
int iaa_if_iotype;
int iaa_if_iobase;
int iaa_if_iospacing;
int iaa_if_irq;
int iaa_if_irqlvl;
};
struct ipmi_if {
const char *name;
int nregs;
void *(*buildmsg)(struct ipmi_softc *, int, int, int,
const void *, int *);
int (*sendmsg)(struct ipmi_softc *, int, const u_int8_t *);
int (*recvmsg)(struct ipmi_softc *, int, int *, u_int8_t *);
int (*reset)(struct ipmi_softc *);
int (*probe)(struct ipmi_softc *);
};
struct ipmi_softc {
struct device sc_dev;
struct ipmi_if *sc_if; /* Interface layer */
int sc_if_iospacing; /* Spacing of I/O ports */
int sc_if_rev; /* IPMI Revision */
void *sc_ih; /* Interrupt/IO handles */
bus_space_tag_t sc_iot;
bus_space_handle_t sc_ioh;
int sc_btseq;
int sc_wdog_period;
struct ipmi_thread *sc_thread;
struct timeout sc_timeout;
int sc_max_retries;
int sc_retries;
int sc_wakeup;
struct ipmi_bmc_args *sc_iowait_args;
};
struct ipmi_thread {
struct ipmi_softc *sc;
volatile int running;
};
#define IPMI_WDOG_MASK 0x03
#define IPMI_WDOG_DISABLED 0x00
#define IPMI_WDOG_REBOOT 0x01
#define IPMI_WDOG_PWROFF 0x02
#define IPMI_WDOG_PWRCYCLE 0x03
#define IPMI_WDOG_PRE_DISABLED 0x00
#define IPMI_WDOG_PRE_SMI 0x01
#define IPMI_WDOG_PRE_NMI 0x02
#define IPMI_WDOG_PRE_INTERRUPT 0x03
struct ipmi_watchdog {
u_int8_t wdog_timer;
u_int8_t wdog_action;
u_int8_t wdog_pretimeout;
u_int8_t wdog_flags;
u_int16_t wdog_timeout;
} __packed;
void ipmi_create_thread(void *);
void ipmi_poll_thread(void *);
int kcs_probe(struct ipmi_softc *);
int kcs_reset(struct ipmi_softc *);
int kcs_sendmsg(struct ipmi_softc *, int, const u_int8_t *);
int kcs_recvmsg(struct ipmi_softc *, int, int *len, u_int8_t *);
int bt_probe(struct ipmi_softc *);
int bt_reset(struct ipmi_softc *);
int bt_sendmsg(struct ipmi_softc *, int, const u_int8_t *);
int bt_recvmsg(struct ipmi_softc *, int, int *, u_int8_t *);
int smic_probe(struct ipmi_softc *);
int smic_reset(struct ipmi_softc *);
int smic_sendmsg(struct ipmi_softc *, int, const u_int8_t *);
int smic_recvmsg(struct ipmi_softc *, int, int *, u_int8_t *);
#define SMBIOS_TYPE_IPMI 0x26
#define SMBIOS_TYPE_END 0x7F
typedef struct {
u_int8_t smr_smtag[4]; /* Signature '_SM_' */
u_int8_t smr_ep_cksum; /* Chcksum Entry Point struct */
u_int8_t smr_length; /* Length of Anchor structure */
u_int8_t smr_smbios_majver; /* SMBIOS Major Version */
u_int8_t smr_smbios_minver; /* SMBIOS Minor Version */
u_int16_t smr_maxsize; /* Max size of SMHDR entry */
u_int8_t smr_eprev; /* SMBIOS Entry Revision (00) */
u_int8_t smr_format[5]; /* Should be Zero */
u_int8_t smr_dmitag[5]; /* Signature '_DMI_' */
u_int8_t smr_iep_cksum; /* Chcksum of Intermediate Entry
* Point * structure */
u_int16_t smr_table_length; /* Length of SMBIOS Table */
u_int32_t smr_table_address; /* Phys addr of SMBIOS Table */
u_int16_t smr_count; /* # of entries in SMBIOS Tbl */
u_int8_t smr_bcdrev; /* BCD SMBIOS Revision */
} __packed smbiosanchor_t;
typedef struct {
u_int8_t smh_type; /* SMBIOS Header Type */
u_int8_t smh_length; /* SMBIOS Header Length */
u_int16_t smh_handle; /* SMBIOS Header Handle */
} smhdr_t;
typedef struct {
u_int8_t smipmi_if_type; /* IPMI Interface Type */
u_int8_t smipmi_if_rev; /* BCD IPMI Revision */
u_int8_t smipmi_i2c_address; /* I2C address of BMC */
u_int8_t smipmi_nvram_address; /* I2C address of NVRAM
* storage */
u_int64_t smipmi_base_address; /* Base address of BMC (BAR
* format) */
u_int8_t smipmi_base_flags; /* Flags field:
* spacing/lsb/irq bit 7:6 :
* register spacing 00 = byte
* alignment 01 = dword
* alignment 02 = word
* alignment bit 4 : Lower bit
* of base address bit 3 : IRQ
* valid bit 1 : Interrupt
* polarity bit 0 : Interrupt
* trigger mode */
u_int8_t smipmi_irq; /* IRQ if applicable */
} __packed smbios_ipmi_t;
typedef struct {
u_int8_t dmd_sig[4]; /* Signature 'IPMI' */
u_int8_t dmd_i2c_address; /* Address of BMC */
u_int8_t dmd_nvram_address; /* Address of NVRAM */
u_int8_t dmd_if_type; /* IPMI Interface Type */
u_int8_t dmd_if_rev; /* IPMI Interface Revision */
} __packed dmd_ipmi_t;
#define APP_NETFN 0x06
#define APP_GET_DEVICE_ID 0x01
#define APP_RESET_WATCHDOG 0x22
#define APP_SET_WATCHDOG_TIMER 0x24
#define APP_GET_WATCHDOG_TIMER 0x25
#define TRANSPORT_NETFN 0xC
#define BRIDGE_NETFN 0x2
#define STORAGE_NETFN 0x0A
#define STORAGE_RESERVE_SDR 0x22
#define STORAGE_GET_SDR 0x23
#define STORAGE_ADD_SDR 0x24
#define STORAGE_ADD_PARTIAL_SDR 0x25
#define STORAGE_DELETE_SDR 0x26
#define STORAGE_RESERVE_SEL 0x42
#define STORAGE_GET_SEL 0x43
#define STORAGE_ADD_SEL 0x44
#define STORAGE_ADD_PARTIAL_SEL 0x45
#define STORAGE_DELETE_SEL 0x46
#define STORAGE_CLEAR_SEL 0x47
#define SE_NETFN 0x04
#define SE_GET_SDR_INFO 0x20
#define SE_GET_SDR 0x21
#define SE_RESERVE_SDR 0x22
#define SE_GET_SENSOR_FACTOR 0x23
#define SE_SET_SENSOR_HYSTERESIS 0x24
#define SE_GET_SENSOR_HYSTERESIS 0x25
#define SE_SET_SENSOR_THRESHOLD 0x26
#define SE_GET_SENSOR_THRESHOLD 0x27
#define SE_SET_SENSOR_EVENT_ENABLE 0x28
#define SE_GET_SENSOR_EVENT_ENABLE 0x29
#define SE_REARM_SENSOR_EVENTS 0x2A
#define SE_GET_SENSOR_EVENT_STATUS 0x2B
#define SE_GET_SENSOR_READING 0x2D
#define SE_SET_SENSOR_TYPE 0x2E
#define SE_GET_SENSOR_TYPE 0x2F
#define APP_NETFN 0x06
#define APP_GET_DEVICE_ID 0x01
#define APP_RESET_WATCHDOG 0x22
#define APP_SET_WATCHDOG_TIMER 0x24
#define APP_GET_WATCHDOG_TIMER 0x25
#define TRANSPORT_NETFN 0xC
#define BRIDGE_NETFN 0x2
#define STORAGE_NETFN 0x0A
#define STORAGE_GET_FRU_INV_AREA 0x10
#define STORAGE_READ_FRU_DATA 0x11
#define STORAGE_RESERVE_SDR 0x22
#define STORAGE_GET_SDR 0x23
#define STORAGE_ADD_SDR 0x24
#define STORAGE_ADD_PARTIAL_SDR 0x25
#define STORAGE_DELETE_SDR 0x26
#define STORAGE_RESERVE_SEL 0x42
#define STORAGE_GET_SEL 0x43
#define STORAGE_ADD_SEL 0x44
#define STORAGE_ADD_PARTIAL_SEL 0x45
#define STORAGE_DELETE_SEL 0x46
#define SE_NETFN 0x04
#define SE_GET_SDR_INFO 0x20
#define SE_GET_SDR 0x21
#define SE_RESERVE_SDR 0x22
#define SE_GET_SENSOR_FACTOR 0x23
#define SE_SET_SENSOR_HYSTERESIS 0x24
#define SE_GET_SENSOR_HYSTERESIS 0x25
#define SE_SET_SENSOR_THRESHOLD 0x26
#define SE_GET_SENSOR_THRESHOLD 0x27
#define SE_SET_SENSOR_EVENT_ENABLE 0x28
#define SE_GET_SENSOR_EVENT_ENABLE 0x29
#define SE_REARM_SENSOR_EVENTS 0x2A
#define SE_GET_SENSOR_EVENT_STATUS 0x2B
#define SE_GET_SENSOR_READING 0x2D
#define SE_SET_SENSOR_TYPE 0x2E
#define SE_GET_SENSOR_TYPE 0x2F
typedef struct {
u_int16_t record_id; /* SDR Record ID */
u_int8_t sdr_version; /* SDR Version */
u_int8_t record_type; /* SDR Record Type */
u_int8_t record_length; /* SDR Record Length */
} __packed sdrhdr_t;
/* SDR: Record Type 1 */
typedef struct {
sdrhdr_t sdrhdr;
u_int8_t owner_id;
u_int8_t owner_lun;
u_int8_t sensor_num;
u_int8_t entity_id;
u_int8_t entity_instance;
u_int8_t sensor_init;
u_int8_t sensor_caps;
u_int8_t sensor_type;
u_int8_t event_code;
u_int16_t trigger_mask;
u_int16_t reading_mask;
u_int16_t settable_mask;
u_int8_t units1;
u_int8_t units2;
u_int8_t units3;
u_int8_t linear;
u_int8_t m;
u_int8_t m_tolerance;
u_int8_t b;
u_int8_t b_accuracy;
u_int8_t accuracyexp;
u_int8_t rbexp;
u_int8_t analogchars;
u_int8_t nominalreading;
u_int8_t normalmax;
u_int8_t normalmin;
u_int8_t sensormax;
u_int8_t sensormin;
u_int8_t uppernr;
u_int8_t upperc;
u_int8_t uppernc;
u_int8_t lowernr;
u_int8_t lowerc;
u_int8_t lowernc;
u_int8_t physt;
u_int8_t nhyst;
u_int8_t resvd[2];
u_int8_t oem;
u_int8_t typelen;
u_int8_t name[1];
} __packed sdrtype1;
/* SDR: Record Type 2 */
typedef struct {
sdrhdr_t sdrhdr;
u_int8_t owner_id;
u_int8_t owner_lun;
u_int8_t sensor_num;
u_int8_t entity_id;
u_int8_t entity_instance;
u_int8_t sensor_init;
u_int8_t sensor_caps;
u_int8_t sensor_type;
u_int8_t event_code;
u_int16_t trigger_mask;
u_int16_t reading_mask;
u_int16_t set_mask;
u_int8_t units1;
u_int8_t units2;
u_int8_t units3;
u_int8_t share1;
u_int8_t share2;
u_int8_t physt;
u_int8_t nhyst;
u_int8_t resvd[3];
u_int8_t oem;
u_int8_t typelen;
u_int8_t name[1];
} __packed sdrtype2;
int ipmi_probe(void *);
#endif /* _IPMIVAR_H_ */
|
