blob: 8a58a55707cd2cac959cfe4ac3114d550af2cf30 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
|
/* $OpenBSD: wdsreg.h,v 1.5 2011/06/29 12:17:40 tedu Exp $ */
typedef u_int8_t physaddr[3];
typedef u_int8_t physlen[3];
#define ltophys _lto3b
#define phystol _3btol
/* WD7000 registers */
#define WDS_STAT 0 /* read */
#define WDS_IRQSTAT 1 /* read */
#define WDS_CMD 0 /* write */
#define WDS_IRQACK 1 /* write */
#define WDS_HCR 2 /* write */
#define WDS_IO_PORTS 8 /* size in I/O-space */
/* WDS_STAT (read) defs */
#define WDSS_IRQ 0x80
#define WDSS_RDY 0x40
#define WDSS_REJ 0x20
#define WDSS_INIT 0x10
/* WDS_IRQSTAT (read) defs */
#define WDSI_MASK 0xc0
#define WDSI_ERR 0x00
#define WDSI_MFREE 0x80
#define WDSI_MSVC 0xc0
/* WDS_CMD (write) defs */
#define WDSC_NOOP 0x00
#define WDSC_INIT 0x01
#define WDSC_DISUNSOL 0x02
#define WDSC_ENAUNSOL 0x03
#define WDSC_IRQMFREE 0x04
#define WDSC_SCSIRESETSOFT 0x05
#define WDSC_SCSIRESETHARD 0x06
#define WDSC_MSTART(m) (0x80 + (m))
#define WDSC_MMSTART(m) (0xc0 + (m))
/* WDS_HCR (write) defs */
#define WDSH_IRQEN 0x08
#define WDSH_DRQEN 0x04
#define WDSH_SCSIRESET 0x02
#define WDSH_ASCRESET 0x01
#define WDS_NSEG 17
struct wds_scat_gath {
physlen seg_len;
physaddr seg_addr;
};
struct wds_cmd {
u_int8_t opcode;
u_int8_t targ;
struct scsi_generic scb;
u_int8_t stat;
u_int8_t venderr;
physlen len;
physaddr data;
physaddr link;
u_int8_t write;
u_int8_t xx[6];
};
struct wds_scb {
struct wds_cmd cmd;
struct wds_cmd sense;
struct wds_scat_gath scat_gath[WDS_NSEG];
struct scsi_sense_data sense_data;
/*----------------------------------------------------------------*/
#define SCB_PHYS_SIZE ((int)&((struct wds_scb *)0)->chain)
TAILQ_ENTRY(wds_scb) chain;
struct wds_scb *nexthash;
long hashkey;
struct scsi_xfer *xs;
int flags;
#define SCB_ALLOC 0x01
#define SCB_ABORT 0x02
#ifdef WDSDIAG
#define SCB_SENDING 0x04
#endif
#define SCB_POLLED 0x08
#define SCB_SENSE 0x10
#define SCB_DONE 0x20 /* for internal commands only */
#define SCB_BUFFER 0x40
int timeout;
struct wds_buf *buf;
};
#define WDSX_SCSICMD 0x00
#define WDSX_SCSISG 0x01
#define WDSX_OPEN_RCVBUF 0x80
#define WDSX_RCV_CMD 0x81
#define WDSX_RCV_DATA 0x82
#define WDSX_RCV_DATASTAT 0x83
#define WDSX_SND_DATA 0x84
#define WDSX_SND_DATASTAT 0x85
#define WDSX_SND_CMDSTAT 0x86
#define WDSX_READINIT 0x88
#define WDSX_READSCSIID 0x89
#define WDSX_SETUNSOLIRQMASK 0x8a
#define WDSX_GETUNSOLIRQMASK 0x8b
#define WDSX_GETFIRMREV 0x8c
#define WDSX_EXECDIAG 0x8d
#define WDSX_SETEXECPARM 0x8e
#define WDSX_GETEXECPARM 0x8f
struct wds_mbx_out {
u_int8_t cmd;
physaddr scb_addr;
};
struct wds_mbx_in {
u_int8_t stat;
physaddr scb_addr;
};
/*
* mbo.cmd values
*/
#define WDS_MBO_FREE 0x0 /* MBO entry is free */
#define WDS_MBO_START 0x1 /* MBO activate entry */
/*
* mbi.stat values
*/
#define WDS_MBI_FREE 0x00 /* MBI entry is free */
#define WDS_MBI_OK 0x01 /* completed without error */
#define WDS_MBI_OKERR 0x02 /* completed with error */
#define WDS_MBI_ETIME 0x04
#define WDS_MBI_ERESET 0x05
#define WDS_MBI_ETARCMD 0x06
#define WDS_MBI_ERESEL 0x80
#define WDS_MBI_ESEL 0x81
#define WDS_MBI_EABORT 0x82
#define WDS_MBI_ESRESET 0x83
#define WDS_MBI_EHRESET 0x84
struct wds_setup {
u_int8_t opcode;
u_int8_t scsi_id;
u_int8_t buson_t;
u_int8_t busoff_t;
u_int8_t xx;
physaddr mbaddr;
u_int8_t nomb;
u_int8_t nimb;
};
|
