1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
|
/* $OpenBSD: if_skreg.h,v 1.43 2007/02/10 22:49:46 kettenis Exp $ */
/*
* Copyright (c) 1997, 1998, 1999, 2000
* Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by Bill Paul.
* 4. Neither the name of the author nor the names of any co-contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
* THE POSSIBILITY OF SUCH DAMAGE.
*
* $FreeBSD: /c/ncvs/src/sys/pci/if_skreg.h,v 1.9 2000/04/22 02:16:37 wpaul Exp $
* $FreeBSD: /c/ncvs/src/sys/pci/xmaciireg.h,v 1.3 2000/04/22 02:16:37 wpaul Exp $
*/
/*
* Copyright (c) 2003 Nathan L. Binkert <binkertn@umich.edu>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
/*
* GEnesis registers. The GEnesis chip has a 256-byte I/O window
* but internally it has a 16K register space. This 16K space is
* divided into 128-byte blocks. The first 128 bytes of the I/O
* window represent the first block, which is permanently mapped
* at the start of the window. The other 127 blocks can be mapped
* to the second 128 bytes of the I/O window by setting the desired
* block value in the RAP register in block 0. Not all of the 127
* blocks are actually used. Most registers are 32 bits wide, but
* there are a few 16-bit and 8-bit ones as well.
*/
/* Start of remappable register window. */
#define SK_WIN_BASE 0x0080
/* Size of a window */
#define SK_WIN_LEN 0x80
#define SK_WIN_MASK 0x3F80
#define SK_REG_MASK 0x7F
/* Compute the window of a given register (for the RAP register) */
#define SK_WIN(reg) (((reg) & SK_WIN_MASK) / SK_WIN_LEN)
/* Compute the relative offset of a register within the window */
#define SK_REG(reg) ((reg) & SK_REG_MASK)
#define SK_PORT_A 0
#define SK_PORT_B 1
/*
* Compute offset of port-specific register. Since there are two
* ports, there are two of some GEnesis modules (e.g. two sets of
* DMA queues, two sets of FIFO control registers, etc...). Normally,
* the block for port 0 is at offset 0x0 and the block for port 1 is
* at offset 0x80 (i.e. the next page over). However for the transmit
* BMUs and RAMbuffers, there are two blocks for each port: one for
* the sync transmit queue and one for the async queue (which we don't
* use). However instead of ordering them like this:
* TX sync 1 / TX sync 2 / TX async 1 / TX async 2
* SysKonnect has instead ordered them like this:
* TX sync 1 / TX async 1 / TX sync 2 / TX async 2
* This means that when referencing the TX BMU and RAMbuffer registers,
* we have to double the block offset (0x80 * 2) in order to reach the
* second queue. This prevents us from using the same formula
* (sk_port * 0x80) to compute the offsets for all of the port-specific
* blocks: we need an extra offset for the BMU and RAMbuffer registers.
* The simplest thing is to provide an extra argument to these macros:
* the 'skip' parameter. The 'skip' value is the number of extra pages
* for skip when computing the port0/port1 offsets. For most registers,
* the skip value is 0; for the BMU and RAMbuffer registers, it's 1.
*/
#define SK_IF_READ_4(sc_if, skip, reg) \
sk_win_read_4(sc_if->sk_softc, reg + \
((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN))
#define SK_IF_READ_2(sc_if, skip, reg) \
sk_win_read_2(sc_if->sk_softc, reg + \
((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN))
#define SK_IF_READ_1(sc_if, skip, reg) \
sk_win_read_1(sc_if->sk_softc, reg + \
((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN))
#define SK_IF_WRITE_4(sc_if, skip, reg, val) \
sk_win_write_4(sc_if->sk_softc, \
reg + ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN), val)
#define SK_IF_WRITE_2(sc_if, skip, reg, val) \
sk_win_write_2(sc_if->sk_softc, \
reg + ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN), val)
#define SK_IF_WRITE_1(sc_if, skip, reg, val) \
sk_win_write_1(sc_if->sk_softc, \
reg + ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN), val)
/* Block 0 registers, permanently mapped at iobase. */
#define SK_RAP 0x0000
#define SK_CSR 0x0004
#define SK_LED 0x0006
#define SK_ISR 0x0008 /* interrupt source */
#define SK_IMR 0x000C /* interrupt mask */
#define SK_IESR 0x0010 /* interrupt hardware error source */
#define SK_IEMR 0x0014 /* interrupt hardware error mask */
#define SK_ISSR 0x0018 /* special interrupt source */
#define SK_Y2_ISSR2 0x001C
#define SK_Y2_ISSR3 0x0020
#define SK_Y2_EISR 0x0024
#define SK_Y2_LISR 0x0028
#define SK_Y2_ICR 0x002C
#define SK_XM_IMR0 0x0020
#define SK_XM_ISR0 0x0028
#define SK_XM_PHYADDR0 0x0030
#define SK_XM_PHYDATA0 0x0034
#define SK_XM_IMR1 0x0040
#define SK_XM_ISR1 0x0048
#define SK_XM_PHYADDR1 0x0050
#define SK_XM_PHYDATA1 0x0054
#define SK_BMU_RX_CSR0 0x0060
#define SK_BMU_RX_CSR1 0x0064
#define SK_BMU_TXS_CSR0 0x0068
#define SK_BMU_TXA_CSR0 0x006C
#define SK_BMU_TXS_CSR1 0x0070
#define SK_BMU_TXA_CSR1 0x0074
/* SK_CSR register */
#define SK_CSR_SW_RESET 0x0001
#define SK_CSR_SW_UNRESET 0x0002
#define SK_CSR_MASTER_RESET 0x0004
#define SK_CSR_MASTER_UNRESET 0x0008
#define SK_CSR_MASTER_STOP 0x0010
#define SK_CSR_MASTER_DONE 0x0020
#define SK_CSR_SW_IRQ_CLEAR 0x0040
#define SK_CSR_SW_IRQ_SET 0x0080
#define SK_CSR_SLOTSIZE 0x0100 /* 1 == 64 bits, 0 == 32 */
#define SK_CSR_BUSCLOCK 0x0200 /* 1 == 33/66 MHz, = 33 */
#define SK_CSR_ASF_OFF 0x1000
#define SK_CSR_ASF_ON 0x2000
/* SK_LED register */
#define SK_LED_GREEN_OFF 0x01
#define SK_LED_GREEN_ON 0x02
/* SK_ISR register */
#define SK_ISR_TX2_AS_CHECK 0x00000001
#define SK_ISR_TX2_AS_EOF 0x00000002
#define SK_ISR_TX2_AS_EOB 0x00000004
#define SK_ISR_TX2_S_CHECK 0x00000008
#define SK_ISR_TX2_S_EOF 0x00000010
#define SK_ISR_TX2_S_EOB 0x00000020
#define SK_ISR_TX1_AS_CHECK 0x00000040
#define SK_ISR_TX1_AS_EOF 0x00000080
#define SK_ISR_TX1_AS_EOB 0x00000100
#define SK_ISR_TX1_S_CHECK 0x00000200
#define SK_ISR_TX1_S_EOF 0x00000400
#define SK_ISR_TX1_S_EOB 0x00000800
#define SK_ISR_RX2_CHECK 0x00001000
#define SK_ISR_RX2_EOF 0x00002000
#define SK_ISR_RX2_EOB 0x00004000
#define SK_ISR_RX1_CHECK 0x00008000
#define SK_ISR_RX1_EOF 0x00010000
#define SK_ISR_RX1_EOB 0x00020000
#define SK_ISR_LINK2_OFLOW 0x00040000
#define SK_ISR_MAC2 0x00080000
#define SK_ISR_LINK1_OFLOW 0x00100000
#define SK_ISR_MAC1 0x00200000
#define SK_ISR_TIMER 0x00400000
#define SK_ISR_EXTERNAL_REG 0x00800000
#define SK_ISR_SW 0x01000000
#define SK_ISR_I2C_RDY 0x02000000
#define SK_ISR_TX2_TIMEO 0x04000000
#define SK_ISR_TX1_TIMEO 0x08000000
#define SK_ISR_RX2_TIMEO 0x10000000
#define SK_ISR_RX1_TIMEO 0x20000000
#define SK_ISR_RSVD 0x40000000
#define SK_ISR_HWERR 0x80000000
/* SK_IMR register */
#define SK_IMR_TX2_AS_CHECK 0x00000001
#define SK_IMR_TX2_AS_EOF 0x00000002
#define SK_IMR_TX2_AS_EOB 0x00000004
#define SK_IMR_TX2_S_CHECK 0x00000008
#define SK_IMR_TX2_S_EOF 0x00000010
#define SK_IMR_TX2_S_EOB 0x00000020
#define SK_IMR_TX1_AS_CHECK 0x00000040
#define SK_IMR_TX1_AS_EOF 0x00000080
#define SK_IMR_TX1_AS_EOB 0x00000100
#define SK_IMR_TX1_S_CHECK 0x00000200
#define SK_IMR_TX1_S_EOF 0x00000400
#define SK_IMR_TX1_S_EOB 0x00000800
#define SK_IMR_RX2_CHECK 0x00001000
#define SK_IMR_RX2_EOF 0x00002000
#define SK_IMR_RX2_EOB 0x00004000
#define SK_IMR_RX1_CHECK 0x00008000
#define SK_IMR_RX1_EOF 0x00010000
#define SK_IMR_RX1_EOB 0x00020000
#define SK_IMR_LINK2_OFLOW 0x00040000
#define SK_IMR_MAC2 0x00080000
#define SK_IMR_LINK1_OFLOW 0x00100000
#define SK_IMR_MAC1 0x00200000
#define SK_IMR_TIMER 0x00400000
#define SK_IMR_EXTERNAL_REG 0x00800000
#define SK_IMR_SW 0x01000000
#define SK_IMR_I2C_RDY 0x02000000
#define SK_IMR_TX2_TIMEO 0x04000000
#define SK_IMR_TX1_TIMEO 0x08000000
#define SK_IMR_RX2_TIMEO 0x10000000
#define SK_IMR_RX1_TIMEO 0x20000000
#define SK_IMR_RSVD 0x40000000
#define SK_IMR_HWERR 0x80000000
#define SK_INTRS1 \
(SK_IMR_RX1_EOF|SK_IMR_TX1_S_EOF|SK_IMR_MAC1)
#define SK_INTRS2 \
(SK_IMR_RX2_EOF|SK_IMR_TX2_S_EOF|SK_IMR_MAC2)
#define SK_Y2_IMR_TX1_AS_CHECK 0x00000001
#define SK_Y2_IMR_TX1_S_CHECK 0x00000002
#define SK_Y2_IMR_RX1_CHECK 0x00000004
#define SK_Y2_IMR_MAC1 0x00000008
#define SK_Y2_IMR_PHY1 0x00000010
#define SK_Y2_IMR_TX2_AS_CHECK 0x00000100
#define SK_Y2_IMR_TX2_S_CHECK 0x00000200
#define SK_Y2_IMR_RX2_CHECK 0x00000400
#define SK_Y2_IMR_MAC2 0x00000800
#define SK_Y2_IMR_PHY2 0x00001000
#define SK_Y2_IMR_TIMER 0x01000000
#define SK_Y2_IMR_SW 0x02000000
#define SK_Y2_IMR_ASF 0x20000000
#define SK_Y2_IMR_BMU 0x40000000
#define SK_Y2_IMR_HWERR 0x80000000
#define SK_Y2_INTRS1 \
(SK_Y2_IMR_RX1_CHECK|SK_Y2_IMR_TX1_AS_CHECK \
|SK_Y2_IMR_MAC1|SK_Y2_IMR_PHY1)
#define SK_Y2_INTRS2 \
(SK_Y2_IMR_RX2_CHECK|SK_Y2_IMR_TX2_AS_CHECK \
|SK_Y2_IMR_MAC2|SK_Y2_IMR_PHY2)
/* SK_IESR register */
#define SK_IESR_PAR_RX2 0x00000001
#define SK_IESR_PAR_RX1 0x00000002
#define SK_IESR_PAR_MAC2 0x00000004
#define SK_IESR_PAR_MAC1 0x00000008
#define SK_IESR_PAR_WR_RAM 0x00000010
#define SK_IESR_PAR_RD_RAM 0x00000020
#define SK_IESR_NO_TSTAMP_MAC2 0x00000040
#define SK_IESR_NO_TSTAMO_MAC1 0x00000080
#define SK_IESR_NO_STS_MAC2 0x00000100
#define SK_IESR_NO_STS_MAC1 0x00000200
#define SK_IESR_IRQ_STS 0x00000400
#define SK_IESR_MASTERERR 0x00000800
/* SK_IEMR register */
#define SK_IEMR_PAR_RX2 0x00000001
#define SK_IEMR_PAR_RX1 0x00000002
#define SK_IEMR_PAR_MAC2 0x00000004
#define SK_IEMR_PAR_MAC1 0x00000008
#define SK_IEMR_PAR_WR_RAM 0x00000010
#define SK_IEMR_PAR_RD_RAM 0x00000020
#define SK_IEMR_NO_TSTAMP_MAC2 0x00000040
#define SK_IEMR_NO_TSTAMO_MAC1 0x00000080
#define SK_IEMR_NO_STS_MAC2 0x00000100
#define SK_IEMR_NO_STS_MAC1 0x00000200
#define SK_IEMR_IRQ_STS 0x00000400
#define SK_IEMR_MASTERERR 0x00000800
/* Block 2 */
#define SK_MAC0_0 0x0100
#define SK_MAC0_1 0x0104
#define SK_MAC1_0 0x0108
#define SK_MAC1_1 0x010C
#define SK_MAC2_0 0x0110
#define SK_MAC2_1 0x0114
#define SK_CONNTYPE 0x0118
#define SK_PMDTYPE 0x0119
#define SK_CONFIG 0x011A
#define SK_CHIPVER 0x011B
#define SK_EPROM0 0x011C
#define SK_EPROM1 0x011D /* yukon/genesis */
#define SK_Y2_CLKGATE 0x011D /* yukon 2 */
#define SK_EPROM2 0x011E /* yukon/genesis */
#define SK_Y2_HWRES 0x011E /* yukon 2 */
#define SK_EPROM3 0x011F
#define SK_EP_ADDR 0x0120
#define SK_EP_DATA 0x0124
#define SK_EP_LOADCTL 0x0128
#define SK_EP_LOADTST 0x0129
#define SK_TIMERINIT 0x0130
#define SK_TIMER 0x0134
#define SK_TIMERCTL 0x0138
#define SK_TIMERTST 0x0139
#define SK_IMTIMERINIT 0x0140
#define SK_IMTIMER 0x0144
#define SK_IMTIMERCTL 0x0148
#define SK_IMTIMERTST 0x0149
#define SK_IMMR 0x014C
#define SK_IHWEMR 0x0150
#define SK_TESTCTL1 0x0158
#define SK_TESTCTL2 0x0159
#define SK_GPIO 0x015C
#define SK_I2CHWCTL 0x0160
#define SK_I2CHWDATA 0x0164
#define SK_I2CHWIRQ 0x0168
#define SK_I2CSW 0x016C
#define SK_BLNKINIT 0x0170
#define SK_BLNKCOUNT 0x0174
#define SK_BLNKCTL 0x0178
#define SK_BLNKSTS 0x0179
#define SK_BLNKTST 0x017A
/* Values for SK_CHIPVER */
#define SK_GENESIS 0x0A
#define SK_YUKON 0xB0
#define SK_YUKON_LITE 0xB1
#define SK_YUKON_LP 0xB2
#define SK_YUKON_XL 0xB3
#define SK_YUKON_EC_U 0xB4
#define SK_YUKON_EX 0xB5
#define SK_YUKON_EC 0xB6
#define SK_YUKON_FE 0xB7
#define SK_IS_GENESIS(sc) \
((sc)->sk_type == SK_GENESIS)
#define SK_IS_YUKON(sc) \
((sc)->sk_type >= SK_YUKON && (sc)->sk_type <= SK_YUKON_LP)
#define SK_IS_YUKON2(sc) \
((sc)->sk_type >= SK_YUKON_XL && (sc)->sk_type <= SK_YUKON_FE)
/* Known revisions in SK_CONFIG */
#define SK_YUKON_LITE_REV_A0 0x0 /* invented, see test in skc_attach */
#define SK_YUKON_LITE_REV_A1 0x3
#define SK_YUKON_LITE_REV_A3 0x7
#define SK_YUKON_XL_REV_A0 0x0
#define SK_YUKON_XL_REV_A1 0x1
#define SK_YUKON_XL_REV_A2 0x2
#define SK_YUKON_XL_REV_A3 0x3
#define SK_YUKON_EC_REV_A1 0x0
#define SK_YUKON_EC_REV_A2 0x1
#define SK_YUKON_EC_REV_A3 0x2
#define SK_YUKON_EC_U_REV_A0 0x1
#define SK_YUKON_EC_U_REV_A1 0x2
#define SK_IMCTL_IRQ_CLEAR 0x01
#define SK_IMCTL_STOP 0x02
#define SK_IMCTL_START 0x04
/* Number of ticks per usec for interrupt moderation */
#define SK_IMTIMER_TICKS_GENESIS 53
#define SK_IMTIMER_TICKS_YUKON 78
#define SK_IMTIMER_TICKS_YUKON_EC 125
#define SK_IM_USECS(x) ((x) * imtimer_ticks)
/*
* The SK_EPROM0 register contains a byte that describes the
* amount of SRAM mounted on the NIC. The value also tells if
* the chips are 64K or 128K. This affects the RAMbuffer address
* offset that we need to use.
*/
#define SK_RAMSIZE_512K_64 0x1
#define SK_RAMSIZE_1024K_128 0x2
#define SK_RAMSIZE_1024K_64 0x3
#define SK_RAMSIZE_2048K_128 0x4
#define SK_RBOFF_0 0x0
#define SK_RBOFF_80000 0x80000
/*
* SK_EEPROM1 contains the PHY type, which may be XMAC for
* fiber-based cards or BCOM for 1000baseT cards with a Broadcom
* PHY.
*/
#define SK_PHYTYPE_XMAC 0 /* integeated XMAC II PHY */
#define SK_PHYTYPE_BCOM 1 /* Broadcom BCM5400 */
#define SK_PHYTYPE_LONE 2 /* Level One LXT1000 */
#define SK_PHYTYPE_NAT 3 /* National DP83891 */
#define SK_PHYTYPE_MARV_COPPER 4 /* Marvell 88E1011S */
#define SK_PHYTYPE_MARV_FIBER 5 /* Marvell 88E1011S (fiber) */
/*
* PHY addresses.
*/
#define SK_PHYADDR_XMAC 0x0
#define SK_PHYADDR_BCOM 0x1
#define SK_PHYADDR_LONE 0x3
#define SK_PHYADDR_NAT 0x0
#define SK_PHYADDR_MARV 0x0
#define SK_CONFIG_SINGLEMAC 0x01
#define SK_CONFIG_DIS_DSL_CLK 0x02
#define SK_PMD_1000BASETX_ALT 0x31
#define SK_PMD_1000BASECX 0x43
#define SK_PMD_1000BASELX 0x4C
#define SK_PMD_1000BASESX 0x53
#define SK_PMD_1000BASETX 0x54
/* GPIO bits */
#define SK_GPIO_DAT0 0x00000001
#define SK_GPIO_DAT1 0x00000002
#define SK_GPIO_DAT2 0x00000004
#define SK_GPIO_DAT3 0x00000008
#define SK_GPIO_DAT4 0x00000010
#define SK_GPIO_DAT5 0x00000020
#define SK_GPIO_DAT6 0x00000040
#define SK_GPIO_DAT7 0x00000080
#define SK_GPIO_DAT8 0x00000100
#define SK_GPIO_DAT9 0x00000200
#define SK_GPIO_DIR0 0x00010000
#define SK_GPIO_DIR1 0x00020000
#define SK_GPIO_DIR2 0x00040000
#define SK_GPIO_DIR3 0x00080000
#define SK_GPIO_DIR4 0x00100000
#define SK_GPIO_DIR5 0x00200000
#define SK_GPIO_DIR6 0x00400000
#define SK_GPIO_DIR7 0x00800000
#define SK_GPIO_DIR8 0x01000000
#define SK_GPIO_DIR9 0x02000000
#define SK_Y2_CLKGATE_LINK2_INACTIVE 0x80 /* port 2 inactive */
#define SK_Y2_CLKGATE_LINK2_GATE_DIS 0x40 /* disable clock gate, 2 */
#define SK_Y2_CLKGATE_LINK2_CORE_DIS 0x20 /* disable core clock, 2 */
#define SK_Y2_CLKGATE_LINK2_PCI_DIS 0x10 /* disable pci clock, 2 */
#define SK_Y2_CLKGATE_LINK1_INACTIVE 0x08 /* port 1 inactive */
#define SK_Y2_CLKGATE_LINK1_GATE_DIS 0x04 /* disable clock gate, 1 */
#define SK_Y2_CLKGATE_LINK1_CORE_DIS 0x02 /* disable core clock, 1 */
#define SK_Y2_CLKGATE_LINK1_PCI_DIS 0x01 /* disable pci clock, 1 */
#define SK_Y2_HWRES_LINK_1 0x01
#define SK_Y2_HWRES_LINK_2 0x02
#define SK_Y2_HWRES_LINK_MASK (SK_Y2_HWRES_LINK_1 | SK_Y2_HWRES_LINK_2)
#define SK_Y2_HWRES_LINK_DUAL (SK_Y2_HWRES_LINK_1 | SK_Y2_HWRES_LINK_2)
/* Block 3 Ram interface and MAC arbiter registers */
#define SK_RAMADDR 0x0180
#define SK_RAMDATA0 0x0184
#define SK_RAMDATA1 0x0188
#define SK_TO0 0x0190
#define SK_TO1 0x0191
#define SK_TO2 0x0192
#define SK_TO3 0x0193
#define SK_TO4 0x0194
#define SK_TO5 0x0195
#define SK_TO6 0x0196
#define SK_TO7 0x0197
#define SK_TO8 0x0198
#define SK_TO9 0x0199
#define SK_TO10 0x019A
#define SK_TO11 0x019B
#define SK_RITIMEO_TMR 0x019C
#define SK_RAMCTL 0x01A0
#define SK_RITIMER_TST 0x01A2
#define SK_RAMCTL_RESET 0x0001
#define SK_RAMCTL_UNRESET 0x0002
#define SK_RAMCTL_CLR_IRQ_WPAR 0x0100
#define SK_RAMCTL_CLR_IRQ_RPAR 0x0200
/* Mac arbiter registers */
#define SK_MINIT_RX1 0x01B0
#define SK_MINIT_RX2 0x01B1
#define SK_MINIT_TX1 0x01B2
#define SK_MINIT_TX2 0x01B3
#define SK_MTIMEO_RX1 0x01B4
#define SK_MTIMEO_RX2 0x01B5
#define SK_MTIMEO_TX1 0x01B6
#define SK_MTIEMO_TX2 0x01B7
#define SK_MACARB_CTL 0x01B8
#define SK_MTIMER_TST 0x01BA
#define SK_RCINIT_RX1 0x01C0
#define SK_RCINIT_RX2 0x01C1
#define SK_RCINIT_TX1 0x01C2
#define SK_RCINIT_TX2 0x01C3
#define SK_RCTIMEO_RX1 0x01C4
#define SK_RCTIMEO_RX2 0x01C5
#define SK_RCTIMEO_TX1 0x01C6
#define SK_RCTIMEO_TX2 0x01C7
#define SK_RECOVERY_CTL 0x01C8
#define SK_RCTIMER_TST 0x01CA
/* Packet arbiter registers */
#define SK_RXPA1_TINIT 0x01D0
#define SK_RXPA2_TINIT 0x01D4
#define SK_TXPA1_TINIT 0x01D8
#define SK_TXPA2_TINIT 0x01DC
#define SK_RXPA1_TIMEO 0x01E0
#define SK_RXPA2_TIMEO 0x01E4
#define SK_TXPA1_TIMEO 0x01E8
#define SK_TXPA2_TIMEO 0x01EC
#define SK_PKTARB_CTL 0x01F0
#define SK_PKTATB_TST 0x01F2
#define SK_PKTARB_TIMEOUT 0x2000
#define SK_PKTARBCTL_RESET 0x0001
#define SK_PKTARBCTL_UNRESET 0x0002
#define SK_PKTARBCTL_RXTO1_OFF 0x0004
#define SK_PKTARBCTL_RXTO1_ON 0x0008
#define SK_PKTARBCTL_RXTO2_OFF 0x0010
#define SK_PKTARBCTL_RXTO2_ON 0x0020
#define SK_PKTARBCTL_TXTO1_OFF 0x0040
#define SK_PKTARBCTL_TXTO1_ON 0x0080
#define SK_PKTARBCTL_TXTO2_OFF 0x0100
#define SK_PKTARBCTL_TXTO2_ON 0x0200
#define SK_PKTARBCTL_CLR_IRQ_RXTO1 0x0400
#define SK_PKTARBCTL_CLR_IRQ_RXTO2 0x0800
#define SK_PKTARBCTL_CLR_IRQ_TXTO1 0x1000
#define SK_PKTARBCTL_CLR_IRQ_TXTO2 0x2000
#define SK_MINIT_XMAC_B2 54
#define SK_MINIT_XMAC_C1 63
#define SK_MACARBCTL_RESET 0x0001
#define SK_MACARBCTL_UNRESET 0x0002
#define SK_MACARBCTL_FASTOE_OFF 0x0004
#define SK_MACARBCRL_FASTOE_ON 0x0008
#define SK_RCINIT_XMAC_B2 54
#define SK_RCINIT_XMAC_C1 0
#define SK_RECOVERYCTL_RX1_OFF 0x0001
#define SK_RECOVERYCTL_RX1_ON 0x0002
#define SK_RECOVERYCTL_RX2_OFF 0x0004
#define SK_RECOVERYCTL_RX2_ON 0x0008
#define SK_RECOVERYCTL_TX1_OFF 0x0010
#define SK_RECOVERYCTL_TX1_ON 0x0020
#define SK_RECOVERYCTL_TX2_OFF 0x0040
#define SK_RECOVERYCTL_TX2_ON 0x0080
#define SK_RECOVERY_XMAC_B2 \
(SK_RECOVERYCTL_RX1_ON|SK_RECOVERYCTL_RX2_ON| \
SK_RECOVERYCTL_TX1_ON|SK_RECOVERYCTL_TX2_ON)
#define SK_RECOVERY_XMAC_C1 \
(SK_RECOVERYCTL_RX1_OFF|SK_RECOVERYCTL_RX2_OFF| \
SK_RECOVERYCTL_TX1_OFF|SK_RECOVERYCTL_TX2_OFF)
/* Block 4 -- TX Arbiter MAC 1 */
#define SK_TXAR1_TIMERINIT 0x0200
#define SK_TXAR1_TIMERVAL 0x0204
#define SK_TXAR1_LIMITINIT 0x0208
#define SK_TXAR1_LIMITCNT 0x020C
#define SK_TXAR1_COUNTERCTL 0x0210
#define SK_TXAR1_COUNTERTST 0x0212
#define SK_TXAR1_COUNTERSTS 0x0212
/* Block 5 -- TX Arbiter MAC 2 */
#define SK_TXAR2_TIMERINIT 0x0280
#define SK_TXAR2_TIMERVAL 0x0284
#define SK_TXAR2_LIMITINIT 0x0288
#define SK_TXAR2_LIMITCNT 0x028C
#define SK_TXAR2_COUNTERCTL 0x0290
#define SK_TXAR2_COUNTERTST 0x0291
#define SK_TXAR2_COUNTERSTS 0x0292
#define SK_TXARCTL_OFF 0x01
#define SK_TXARCTL_ON 0x02
#define SK_TXARCTL_RATECTL_OFF 0x04
#define SK_TXARCTL_RATECTL_ON 0x08
#define SK_TXARCTL_ALLOC_OFF 0x10
#define SK_TXARCTL_ALLOC_ON 0x20
#define SK_TXARCTL_FSYNC_OFF 0x40
#define SK_TXARCTL_FSYNC_ON 0x80
/* Block 6 -- External registers */
#define SK_EXTREG_BASE 0x300
#define SK_EXTREG_END 0x37C
/* Block 7 -- PCI config registers */
#define SK_PCI_BASE 0x0380
#define SK_PCI_END 0x03FC
/* Compute offset of mirrored PCI register */
#define SK_PCI_REG(reg) ((reg) + SK_PCI_BASE)
/* Block 8 -- RX queue 1 */
#define SK_RXQ1_BUFCNT 0x0400
#define SK_RXQ1_BUFCTL 0x0402
#define SK_RXQ1_NEXTDESC 0x0404
#define SK_RXQ1_RXBUF_LO 0x0408
#define SK_RXQ1_RXBUF_HI 0x040C
#define SK_RXQ1_RXSTAT 0x0410
#define SK_RXQ1_TIMESTAMP 0x0414
#define SK_RXQ1_CSUM1 0x0418
#define SK_RXQ1_CSUM2 0x041A
#define SK_RXQ1_CSUM1_START 0x041C
#define SK_RXQ1_CSUM2_START 0x041E
#define SK_RXQ1_CURADDR_LO 0x0420
#define SK_RXQ1_CURADDR_HI 0x0424
#define SK_RXQ1_CURCNT_LO 0x0428
#define SK_RXQ1_CURCNT_HI 0x042C
#define SK_RXQ1_CURBYTES 0x0430
#define SK_RXQ1_BMU_CSR 0x0434
#define SK_RXQ1_WATERMARK 0x0438
#define SK_RXQ1_FLAG 0x043A
#define SK_RXQ1_TEST1 0x043C
#define SK_RXQ1_TEST2 0x0440
#define SK_RXQ1_TEST3 0x0444
/* yukon-2 only */
#define SK_RXQ1_Y2_WM 0x0440
#define SK_RXQ1_Y2_AL 0x0442
#define SK_RXQ1_Y2_RSP 0x0444
#define SK_RXQ1_Y2_RSL 0x0446
#define SK_RXQ1_Y2_RP 0x0448
#define SK_RXQ1_Y2_RL 0x044A
#define SK_RXQ1_Y2_WP 0x044C
#define SK_RXQ1_Y2_WSP 0x044D
#define SK_RXQ1_Y2_WL 0x044E
#define SK_RXQ1_Y2_WSL 0x044F
/* yukon-2 only (prefetch unit) */
#define SK_RXQ1_Y2_PREF_CSR 0x0450
#define SK_RXQ1_Y2_PREF_LIDX 0x0454
#define SK_RXQ1_Y2_PREF_ADDRLO 0x0458
#define SK_RXQ1_Y2_PREF_ADDRHI 0x045C
#define SK_RXQ1_Y2_PREF_GETIDX 0x0460
#define SK_RXQ1_Y2_PREF_PUTIDX 0x0464
#define SK_RXQ1_Y2_PREF_FIFOWP 0x0470
#define SK_RXQ1_Y2_PREF_FIFORP 0x0474
#define SK_RXQ1_Y2_PREF_FIFOWM 0x0478
#define SK_RXQ1_Y2_PREF_FIFOLV 0x047C
/* Block 9 -- RX queue 2 */
#define SK_RXQ2_BUFCNT 0x0480
#define SK_RXQ2_BUFCTL 0x0482
#define SK_RXQ2_NEXTDESC 0x0484
#define SK_RXQ2_RXBUF_LO 0x0488
#define SK_RXQ2_RXBUF_HI 0x048C
#define SK_RXQ2_RXSTAT 0x0490
#define SK_RXQ2_TIMESTAMP 0x0494
#define SK_RXQ2_CSUM1 0x0498
#define SK_RXQ2_CSUM2 0x049A
#define SK_RXQ2_CSUM1_START 0x049C
#define SK_RXQ2_CSUM2_START 0x049E
#define SK_RXQ2_CURADDR_LO 0x04A0
#define SK_RXQ2_CURADDR_HI 0x04A4
#define SK_RXQ2_CURCNT_LO 0x04A8
#define SK_RXQ2_CURCNT_HI 0x04AC
#define SK_RXQ2_CURBYTES 0x04B0
#define SK_RXQ2_BMU_CSR 0x04B4
#define SK_RXQ2_WATERMARK 0x04B8
#define SK_RXQ2_FLAG 0x04BA
#define SK_RXQ2_TEST1 0x04BC
#define SK_RXQ2_TEST2 0x04C0
#define SK_RXQ2_TEST3 0x04C4
/* yukon-2 only */
#define SK_RXQ2_Y2_WM 0x04C0
#define SK_RXQ2_Y2_AL 0x04C2
#define SK_RXQ2_Y2_RSP 0x04C4
#define SK_RXQ2_Y2_RSL 0x04C6
#define SK_RXQ2_Y2_RP 0x04C8
#define SK_RXQ2_Y2_RL 0x04CA
#define SK_RXQ2_Y2_WP 0x04CC
#define SK_RXQ2_Y2_WSP 0x04CD
#define SK_RXQ2_Y2_WL 0x04CE
#define SK_RXQ2_Y2_WSL 0x04CF
/* yukon-2 only (prefetch unit) */
#define SK_RXQ2_Y2_PREF_CSR 0x04D0
#define SK_RXQ2_Y2_PREF_LIDX 0x04D4
#define SK_RXQ2_Y2_PREF_ADDRLO 0x04D8
#define SK_RXQ2_Y2_PREF_ADDRHI 0x04DC
#define SK_RXQ2_Y2_PREF_GETIDX 0x04E0
#define SK_RXQ2_Y2_PREF_PUTIDX 0x04E4
#define SK_RXQ2_Y2_PREF_FIFOWP 0x04F0
#define SK_RXQ2_Y2_PREF_FIFORP 0x04F4
#define SK_RXQ2_Y2_PREF_FIFOWM 0x04F8
#define SK_RXQ2_Y2_PREF_FIFOLV 0x04FC
#define SK_RXBMU_CLR_IRQ_ERR 0x00000001
#define SK_RXBMU_CLR_IRQ_EOF 0x00000002
#define SK_RXBMU_CLR_IRQ_EOB 0x00000004
#define SK_RXBMU_CLR_IRQ_PAR 0x00000008
#define SK_RXBMU_RX_START 0x00000010
#define SK_RXBMU_RX_STOP 0x00000020
#define SK_RXBMU_POLL_OFF 0x00000040
#define SK_RXBMU_POLL_ON 0x00000080
#define SK_RXBMU_TRANSFER_SM_RESET 0x00000100
#define SK_RXBMU_TRANSFER_SM_UNRESET 0x00000200
#define SK_RXBMU_DESCWR_SM_RESET 0x00000400
#define SK_RXBMU_DESCWR_SM_UNRESET 0x00000800
#define SK_RXBMU_DESCRD_SM_RESET 0x00001000
#define SK_RXBMU_DESCRD_SM_UNRESET 0x00002000
#define SK_RXBMU_SUPERVISOR_SM_RESET 0x00004000
#define SK_RXBMU_SUPERVISOR_SM_UNRESET 0x00008000
#define SK_RXBMU_PFI_SM_RESET 0x00010000
#define SK_RXBMU_PFI_SM_UNRESET 0x00020000
#define SK_RXBMU_FIFO_RESET 0x00040000
#define SK_RXBMU_FIFO_UNRESET 0x00080000
#define SK_RXBMU_DESC_RESET 0x00100000
#define SK_RXBMU_DESC_UNRESET 0x00200000
#define SK_RXBMU_SUPERVISOR_IDLE 0x01000000
#define SK_RXBMU_ONLINE \
(SK_RXBMU_TRANSFER_SM_UNRESET|SK_RXBMU_DESCWR_SM_UNRESET| \
SK_RXBMU_DESCRD_SM_UNRESET|SK_RXBMU_SUPERVISOR_SM_UNRESET| \
SK_RXBMU_PFI_SM_UNRESET|SK_RXBMU_FIFO_UNRESET| \
SK_RXBMU_DESC_UNRESET)
#define SK_RXBMU_OFFLINE \
(SK_RXBMU_TRANSFER_SM_RESET|SK_RXBMU_DESCWR_SM_RESET| \
SK_RXBMU_DESCRD_SM_RESET|SK_RXBMU_SUPERVISOR_SM_RESET| \
SK_RXBMU_PFI_SM_RESET|SK_RXBMU_FIFO_RESET| \
SK_RXBMU_DESC_RESET)
/* Block 12 -- TX sync queue 1 */
#define SK_TXQS1_BUFCNT 0x0600
#define SK_TXQS1_BUFCTL 0x0602
#define SK_TXQS1_NEXTDESC 0x0604
#define SK_TXQS1_RXBUF_LO 0x0608
#define SK_TXQS1_RXBUF_HI 0x060C
#define SK_TXQS1_RXSTAT 0x0610
#define SK_TXQS1_CSUM_STARTVAL 0x0614
#define SK_TXQS1_CSUM_STARTPOS 0x0618
#define SK_TXQS1_CSUM_WRITEPOS 0x061A
#define SK_TXQS1_CURADDR_LO 0x0620
#define SK_TXQS1_CURADDR_HI 0x0624
#define SK_TXQS1_CURCNT_LO 0x0628
#define SK_TXQS1_CURCNT_HI 0x062C
#define SK_TXQS1_CURBYTES 0x0630
#define SK_TXQS1_BMU_CSR 0x0634
#define SK_TXQS1_WATERMARK 0x0638
#define SK_TXQS1_FLAG 0x063A
#define SK_TXQS1_TEST1 0x063C
#define SK_TXQS1_TEST2 0x0640
#define SK_TXQS1_TEST3 0x0644
/* yukon-2 only */
#define SK_TXQS1_Y2_WM 0x0640
#define SK_TXQS1_Y2_AL 0x0642
#define SK_TXQS1_Y2_RSP 0x0644
#define SK_TXQS1_Y2_RSL 0x0646
#define SK_TXQS1_Y2_RP 0x0648
#define SK_TXQS1_Y2_RL 0x064A
#define SK_TXQS1_Y2_WP 0x064C
#define SK_TXQS1_Y2_WSP 0x064D
#define SK_TXQS1_Y2_WL 0x064E
#define SK_TXQS1_Y2_WSL 0x064F
/* yukon-2 only (prefetch unit) */
#define SK_TXQS1_Y2_PREF_CSR 0x0650
#define SK_TXQS1_Y2_PREF_LIDX 0x0654
#define SK_TXQS1_Y2_PREF_ADDRLO 0x0658
#define SK_TXQS1_Y2_PREF_ADDRHI 0x065C
#define SK_TXQS1_Y2_PREF_GETIDX 0x0660
#define SK_TXQS1_Y2_PREF_PUTIDX 0x0664
#define SK_TXQS1_Y2_PREF_FIFOWP 0x0670
#define SK_TXQS1_Y2_PREF_FIFORP 0x0674
#define SK_TXQS1_Y2_PREF_FIFOWM 0x0678
#define SK_TXQS1_Y2_PREF_FIFOLV 0x067C
/* Block 13 -- TX async queue 1 */
#define SK_TXQA1_BUFCNT 0x0680
#define SK_TXQA1_BUFCTL 0x0682
#define SK_TXQA1_NEXTDESC 0x0684
#define SK_TXQA1_RXBUF_LO 0x0688
#define SK_TXQA1_RXBUF_HI 0x068C
#define SK_TXQA1_RXSTAT 0x0690
#define SK_TXQA1_CSUM_STARTVAL 0x0694
#define SK_TXQA1_CSUM_STARTPOS 0x0698
#define SK_TXQA1_CSUM_WRITEPOS 0x069A
#define SK_TXQA1_CURADDR_LO 0x06A0
#define SK_TXQA1_CURADDR_HI 0x06A4
#define SK_TXQA1_CURCNT_LO 0x06A8
#define SK_TXQA1_CURCNT_HI 0x06AC
#define SK_TXQA1_CURBYTES 0x06B0
#define SK_TXQA1_BMU_CSR 0x06B4
#define SK_TXQA1_WATERMARK 0x06B8
#define SK_TXQA1_FLAG 0x06BA
#define SK_TXQA1_TEST1 0x06BC
#define SK_TXQA1_TEST2 0x06C0
#define SK_TXQA1_TEST3 0x06C4
/* yukon-2 only */
#define SK_TXQA1_Y2_WM 0x06C0
#define SK_TXQA1_Y2_AL 0x06C2
#define SK_TXQA1_Y2_RSP 0x06C4
#define SK_TXQA1_Y2_RSL 0x06C6
#define SK_TXQA1_Y2_RP 0x06C8
#define SK_TXQA1_Y2_RL 0x06CA
#define SK_TXQA1_Y2_WP 0x06CC
#define SK_TXQA1_Y2_WSP 0x06CD
#define SK_TXQA1_Y2_WL 0x06CE
#define SK_TXQA1_Y2_WSL 0x06CF
/* yukon-2 only (prefetch unit) */
#define SK_TXQA1_Y2_PREF_CSR 0x06D0
#define SK_TXQA1_Y2_PREF_LIDX 0x06D4
#define SK_TXQA1_Y2_PREF_ADDRLO 0x06D8
#define SK_TXQA1_Y2_PREF_ADDRHI 0x06DC
#define SK_TXQA1_Y2_PREF_GETIDX 0x06E0
#define SK_TXQA1_Y2_PREF_PUTIDX 0x06E4
#define SK_TXQA1_Y2_PREF_FIFOWP 0x06F0
#define SK_TXQA1_Y2_PREF_FIFORP 0x06F4
#define SK_TXQA1_Y2_PREF_FIFOWM 0x06F8
#define SK_TXQA1_Y2_PREF_FIFOLV 0x06FC
/* Block 14 -- TX sync queue 2 */
#define SK_TXQS2_BUFCNT 0x0700
#define SK_TXQS2_BUFCTL 0x0702
#define SK_TXQS2_NEXTDESC 0x0704
#define SK_TXQS2_RXBUF_LO 0x0708
#define SK_TXQS2_RXBUF_HI 0x070C
#define SK_TXQS2_RXSTAT 0x0710
#define SK_TXQS2_CSUM_STARTVAL 0x0714
#define SK_TXQS2_CSUM_STARTPOS 0x0718
#define SK_TXQS2_CSUM_WRITEPOS 0x071A
#define SK_TXQS2_CURADDR_LO 0x0720
#define SK_TXQS2_CURADDR_HI 0x0724
#define SK_TXQS2_CURCNT_LO 0x0728
#define SK_TXQS2_CURCNT_HI 0x072C
#define SK_TXQS2_CURBYTES 0x0730
#define SK_TXQS2_BMU_CSR 0x0734
#define SK_TXQS2_WATERMARK 0x0738
#define SK_TXQS2_FLAG 0x073A
#define SK_TXQS2_TEST1 0x073C
#define SK_TXQS2_TEST2 0x0740
#define SK_TXQS2_TEST3 0x0744
/* yukon-2 only */
#define SK_TXQS2_Y2_WM 0x0740
#define SK_TXQS2_Y2_AL 0x0742
#define SK_TXQS2_Y2_RSP 0x0744
#define SK_TXQS2_Y2_RSL 0x0746
#define SK_TXQS2_Y2_RP 0x0748
#define SK_TXQS2_Y2_RL 0x074A
#define SK_TXQS2_Y2_WP 0x074C
#define SK_TXQS2_Y2_WSP 0x074D
#define SK_TXQS2_Y2_WL 0x074E
#define SK_TXQS2_Y2_WSL 0x074F
/* yukon-2 only (prefetch unit) */
#define SK_TXQS2_Y2_PREF_CSR 0x0750
#define SK_TXQS2_Y2_PREF_LIDX 0x0754
#define SK_TXQS2_Y2_PREF_ADDRLO 0x0758
#define SK_TXQS2_Y2_PREF_ADDRHI 0x075C
#define SK_TXQS2_Y2_PREF_GETIDX 0x0760
#define SK_TXQS2_Y2_PREF_PUTIDX 0x0764
#define SK_TXQS2_Y2_PREF_FIFOWP 0x0770
#define SK_TXQS2_Y2_PREF_FIFORP 0x0774
#define SK_TXQS2_Y2_PREF_FIFOWM 0x0778
#define SK_TXQS2_Y2_PREF_FIFOLV 0x077C
/* Block 15 -- TX async queue 2 */
#define SK_TXQA2_BUFCNT 0x0780
#define SK_TXQA2_BUFCTL 0x0782
#define SK_TXQA2_NEXTDESC 0x0784
#define SK_TXQA2_RXBUF_LO 0x0788
#define SK_TXQA2_RXBUF_HI 0x078C
#define SK_TXQA2_RXSTAT 0x0790
#define SK_TXQA2_CSUM_STARTVAL 0x0794
#define SK_TXQA2_CSUM_STARTPOS 0x0798
#define SK_TXQA2_CSUM_WRITEPOS 0x079A
#define SK_TXQA2_CURADDR_LO 0x07A0
#define SK_TXQA2_CURADDR_HI 0x07A4
#define SK_TXQA2_CURCNT_LO 0x07A8
#define SK_TXQA2_CURCNT_HI 0x07AC
#define SK_TXQA2_CURBYTES 0x07B0
#define SK_TXQA2_BMU_CSR 0x07B4
#define SK_TXQA2_WATERMARK 0x07B8
#define SK_TXQA2_FLAG 0x07BA
#define SK_TXQA2_TEST1 0x07BC
#define SK_TXQA2_TEST2 0x07C0
#define SK_TXQA2_TEST3 0x07C4
/* yukon-2 only */
#define SK_TXQA2_Y2_WM 0x07C0
#define SK_TXQA2_Y2_AL 0x07C2
#define SK_TXQA2_Y2_RSP 0x07C4
#define SK_TXQA2_Y2_RSL 0x07C6
#define SK_TXQA2_Y2_RP 0x07C8
#define SK_TXQA2_Y2_RL 0x07CA
#define SK_TXQA2_Y2_WP 0x07CC
#define SK_TXQA2_Y2_WSP 0x07CD
#define SK_TXQA2_Y2_WL 0x07CE
#define SK_TXQA2_Y2_WSL 0x07CF
/* yukon-2 only (prefetch unit) */
#define SK_TXQA2_Y2_PREF_CSR 0x07D0
#define SK_TXQA2_Y2_PREF_LIDX 0x07D4
#define SK_TXQA2_Y2_PREF_ADDRLO 0x07D8
#define SK_TXQA2_Y2_PREF_ADDRHI 0x07DC
#define SK_TXQA2_Y2_PREF_GETIDX 0x07E0
#define SK_TXQA2_Y2_PREF_PUTIDX 0x07E4
#define SK_TXQA2_Y2_PREF_FIFOWP 0x07F0
#define SK_TXQA2_Y2_PREF_FIFORP 0x07F4
#define SK_TXQA2_Y2_PREF_FIFOWM 0x07F8
#define SK_TXQA2_Y2_PREF_FIFOLV 0x07FC
#define SK_TXBMU_CLR_IRQ_ERR 0x00000001
#define SK_TXBMU_CLR_IRQ_EOF 0x00000002
#define SK_TXBMU_CLR_IRQ_EOB 0x00000004
#define SK_TXBMU_TX_START 0x00000010
#define SK_TXBMU_TX_STOP 0x00000020
#define SK_TXBMU_POLL_OFF 0x00000040
#define SK_TXBMU_POLL_ON 0x00000080
#define SK_TXBMU_TRANSFER_SM_RESET 0x00000100
#define SK_TXBMU_TRANSFER_SM_UNRESET 0x00000200
#define SK_TXBMU_DESCWR_SM_RESET 0x00000400
#define SK_TXBMU_DESCWR_SM_UNRESET 0x00000800
#define SK_TXBMU_DESCRD_SM_RESET 0x00001000
#define SK_TXBMU_DESCRD_SM_UNRESET 0x00002000
#define SK_TXBMU_SUPERVISOR_SM_RESET 0x00004000
#define SK_TXBMU_SUPERVISOR_SM_UNRESET 0x00008000
#define SK_TXBMU_PFI_SM_RESET 0x00010000
#define SK_TXBMU_PFI_SM_UNRESET 0x00020000
#define SK_TXBMU_FIFO_RESET 0x00040000
#define SK_TXBMU_FIFO_UNRESET 0x00080000
#define SK_TXBMU_DESC_RESET 0x00100000
#define SK_TXBMU_DESC_UNRESET 0x00200000
#define SK_TXBMU_SUPERVISOR_IDLE 0x01000000
#define SK_TXBMU_ONLINE \
(SK_TXBMU_TRANSFER_SM_UNRESET|SK_TXBMU_DESCWR_SM_UNRESET| \
SK_TXBMU_DESCRD_SM_UNRESET|SK_TXBMU_SUPERVISOR_SM_UNRESET| \
SK_TXBMU_PFI_SM_UNRESET|SK_TXBMU_FIFO_UNRESET| \
SK_TXBMU_DESC_UNRESET|SK_TXBMU_POLL_ON)
#define SK_TXBMU_OFFLINE \
(SK_TXBMU_TRANSFER_SM_RESET|SK_TXBMU_DESCWR_SM_RESET| \
SK_TXBMU_DESCRD_SM_RESET|SK_TXBMU_SUPERVISOR_SM_RESET| \
SK_TXBMU_PFI_SM_RESET|SK_TXBMU_FIFO_RESET| \
SK_TXBMU_DESC_RESET|SK_TXBMU_POLL_OFF)
/* Block 16 -- Receive RAMbuffer 1 */
#define SK_RXRB1_START 0x0800
#define SK_RXRB1_END 0x0804
#define SK_RXRB1_WR_PTR 0x0808
#define SK_RXRB1_RD_PTR 0x080C
#define SK_RXRB1_UTHR_PAUSE 0x0810
#define SK_RXRB1_LTHR_PAUSE 0x0814
#define SK_RXRB1_UTHR_HIPRIO 0x0818
#define SK_RXRB1_UTHR_LOPRIO 0x081C
#define SK_RXRB1_PKTCNT 0x0820
#define SK_RXRB1_LVL 0x0824
#define SK_RXRB1_CTLTST 0x0828
/* Block 17 -- Receive RAMbuffer 2 */
#define SK_RXRB2_START 0x0880
#define SK_RXRB2_END 0x0884
#define SK_RXRB2_WR_PTR 0x0888
#define SK_RXRB2_RD_PTR 0x088C
#define SK_RXRB2_UTHR_PAUSE 0x0890
#define SK_RXRB2_LTHR_PAUSE 0x0894
#define SK_RXRB2_UTHR_HIPRIO 0x0898
#define SK_RXRB2_UTHR_LOPRIO 0x089C
#define SK_RXRB2_PKTCNT 0x08A0
#define SK_RXRB2_LVL 0x08A4
#define SK_RXRB2_CTLTST 0x08A8
/* Block 20 -- Sync. Transmit RAMbuffer 1 */
#define SK_TXRBS1_START 0x0A00
#define SK_TXRBS1_END 0x0A04
#define SK_TXRBS1_WR_PTR 0x0A08
#define SK_TXRBS1_RD_PTR 0x0A0C
#define SK_TXRBS1_PKTCNT 0x0A20
#define SK_TXRBS1_LVL 0x0A24
#define SK_TXRBS1_CTLTST 0x0A28
/* Block 21 -- Async. Transmit RAMbuffer 1 */
#define SK_TXRBA1_START 0x0A80
#define SK_TXRBA1_END 0x0A84
#define SK_TXRBA1_WR_PTR 0x0A88
#define SK_TXRBA1_RD_PTR 0x0A8C
#define SK_TXRBA1_PKTCNT 0x0AA0
#define SK_TXRBA1_LVL 0x0AA4
#define SK_TXRBA1_CTLTST 0x0AA8
/* Block 22 -- Sync. Transmit RAMbuffer 2 */
#define SK_TXRBS2_START 0x0B00
#define SK_TXRBS2_END 0x0B04
#define SK_TXRBS2_WR_PTR 0x0B08
#define SK_TXRBS2_RD_PTR 0x0B0C
#define SK_TXRBS2_PKTCNT 0x0B20
#define SK_TXRBS2_LVL 0x0B24
#define SK_TXRBS2_CTLTST 0x0B28
/* Block 23 -- Async. Transmit RAMbuffer 2 */
#define SK_TXRBA2_START 0x0B80
#define SK_TXRBA2_END 0x0B84
#define SK_TXRBA2_WR_PTR 0x0B88
#define SK_TXRBA2_RD_PTR 0x0B8C
#define SK_TXRBA2_PKTCNT 0x0BA0
#define SK_TXRBA2_LVL 0x0BA4
#define SK_TXRBA2_CTLTST 0x0BA8
#define SK_RBCTL_RESET 0x00000001
#define SK_RBCTL_UNRESET 0x00000002
#define SK_RBCTL_OFF 0x00000004
#define SK_RBCTL_ON 0x00000008
#define SK_RBCTL_STORENFWD_OFF 0x00000010
#define SK_RBCTL_STORENFWD_ON 0x00000020
/* Block 24 -- RX MAC FIFO 1 regisrers and LINK_SYNC counter */
#define SK_RXF1_END 0x0C00
#define SK_RXF1_WPTR 0x0C04
#define SK_RXF1_RPTR 0x0C0C
#define SK_RXF1_PKTCNT 0x0C10
#define SK_RXF1_LVL 0x0C14
#define SK_RXF1_MACCTL 0x0C18
#define SK_RXF1_CTL 0x0C1C
#define SK_RXLED1_CNTINIT 0x0C20
#define SK_RXLED1_COUNTER 0x0C24
#define SK_RXLED1_CTL 0x0C28
#define SK_RXLED1_TST 0x0C29
#define SK_LINK_SYNC1_CINIT 0x0C30
#define SK_LINK_SYNC1_COUNTER 0x0C34
#define SK_LINK_SYNC1_CTL 0x0C38
#define SK_LINK_SYNC1_TST 0x0C39
#define SK_LINKLED1_CTL 0x0C3C
#define SK_FIFO_END 0x3F
/* Receive MAC FIFO 1 (Yukon Only) */
#define SK_RXMF1_END 0x0C40
#define SK_RXMF1_THRESHOLD 0x0C44
#define SK_RXMF1_CTRL_TEST 0x0C48
#define SK_RXMF1_FLUSH_MASK 0x0C4C
#define SK_RXMF1_FLUSH_THRESHOLD 0x0C50
#define SK_RXMF1_WRITE_PTR 0x0C60
#define SK_RXMF1_WRITE_LEVEL 0x0C68
#define SK_RXMF1_READ_PTR 0x0C70
#define SK_RXMF1_READ_LEVEL 0x0C78
/* Receive MAC FIFO 1 Control/Test */
#define SK_RFCTL_WR_PTR_TST_ON 0x00004000 /* Write pointer test on*/
#define SK_RFCTL_WR_PTR_TST_OFF 0x00002000 /* Write pointer test off */
#define SK_RFCTL_WR_PTR_STEP 0x00001000 /* Write pointer increment */
#define SK_RFCTL_RD_PTR_TST_ON 0x00000400 /* Read pointer test on */
#define SK_RFCTL_RD_PTR_TST_OFF 0x00000200 /* Read pointer test off */
#define SK_RFCTL_RD_PTR_STEP 0x00000100 /* Read pointer increment */
#define SK_RFCTL_FIFO_FLUSH_OFF 0x00000080 /* RX FIFO Flsuh mode off */
#define SK_RFCTL_FIFO_FLUSH_ON 0x00000040 /* RX FIFO Flush mode on */
#define SK_RFCTL_RX_FIFO_OVER 0x00000020 /* Clear IRQ RX FIFO Overrun */
#define SK_RFCTL_FRAME_RX_DONE 0x00000010 /* Clear IRQ Frame RX Done */
#define SK_RFCTL_OPERATION_ON 0x00000008 /* Operational mode on */
#define SK_RFCTL_OPERATION_OFF 0x00000004 /* Operational mode off */
#define SK_RFCTL_RESET_CLEAR 0x00000002 /* MAC FIFO Reset Clear */
#define SK_RFCTL_RESET_SET 0x00000001 /* MAC FIFO Reset Set */
#define SK_RFCTL_FIFO_THRESHOLD 0x0a /* flush threshold (default) */
/* Block 25 -- RX MAC FIFO 2 regisrers and LINK_SYNC counter */
#define SK_RXF2_END 0x0C80
#define SK_RXF2_WPTR 0x0C84
#define SK_RXF2_RPTR 0x0C8C
#define SK_RXF2_PKTCNT 0x0C90
#define SK_RXF2_LVL 0x0C94
#define SK_RXF2_MACCTL 0x0C98
#define SK_RXF2_CTL 0x0C9C
#define SK_RXLED2_CNTINIT 0x0CA0
#define SK_RXLED2_COUNTER 0x0CA4
#define SK_RXLED2_CTL 0x0CA8
#define SK_RXLED2_TST 0x0CA9
#define SK_LINK_SYNC2_CINIT 0x0CB0
#define SK_LINK_SYNC2_COUNTER 0x0CB4
#define SK_LINK_SYNC2_CTL 0x0CB8
#define SK_LINK_SYNC2_TST 0x0CB9
#define SK_LINKLED2_CTL 0x0CBC
#define SK_RXMACCTL_CLR_IRQ_NOSTS 0x00000001
#define SK_RXMACCTL_CLR_IRQ_NOTSTAMP 0x00000002
#define SK_RXMACCTL_TSTAMP_OFF 0x00000004
#define SK_RXMACCTL_RSTAMP_ON 0x00000008
#define SK_RXMACCTL_FLUSH_OFF 0x00000010
#define SK_RXMACCTL_FLUSH_ON 0x00000020
#define SK_RXMACCTL_PAUSE_OFF 0x00000040
#define SK_RXMACCTL_PAUSE_ON 0x00000080
#define SK_RXMACCTL_AFULL_OFF 0x00000100
#define SK_RXMACCTL_AFULL_ON 0x00000200
#define SK_RXMACCTL_VALIDTIME_PATCH_OFF 0x00000400
#define SK_RXMACCTL_VALIDTIME_PATCH_ON 0x00000800
#define SK_RXMACCTL_RXRDY_PATCH_OFF 0x00001000
#define SK_RXMACCTL_RXRDY_PATCH_ON 0x00002000
#define SK_RXMACCTL_STS_TIMEO 0x00FF0000
#define SK_RXMACCTL_TSTAMP_TIMEO 0xFF000000
#define SK_RXLEDCTL_ENABLE 0x0001
#define SK_RXLEDCTL_COUNTER_STOP 0x0002
#define SK_RXLEDCTL_COUNTER_START 0x0004
#define SK_LINKLED_OFF 0x0001
#define SK_LINKLED_ON 0x0002
#define SK_LINKLED_LINKSYNC_OFF 0x0004
#define SK_LINKLED_LINKSYNC_ON 0x0008
#define SK_LINKLED_BLINK_OFF 0x0010
#define SK_LINKLED_BLINK_ON 0x0020
/* Block 26 -- TX MAC FIFO 1 regisrers */
#define SK_TXF1_END 0x0D00
#define SK_TXF1_WPTR 0x0D04
#define SK_TXF1_RPTR 0x0D0C
#define SK_TXF1_PKTCNT 0x0D10
#define SK_TXF1_LVL 0x0D14
#define SK_TXF1_MACCTL 0x0D18
#define SK_TXF1_CTL 0x0D1C
#define SK_TXLED1_CNTINIT 0x0D20
#define SK_TXLED1_COUNTER 0x0D24
#define SK_TXLED1_CTL 0x0D28
#define SK_TXLED1_TST 0x0D29
/* Transmit MAC FIFO 1 (Yukon Only) */
#define SK_TXMF1_END 0x0D40
#define SK_TXMF1_THRESHOLD 0x0D44
#define SK_TXMF1_CTRL_TEST 0x0D48
#define SK_TXMF1_WRITE_PTR 0x0D60
#define SK_TXMF1_WRITE_SHADOW 0x0D64
#define SK_TXMF1_WRITE_LEVEL 0x0D68
#define SK_TXMF1_READ_PTR 0x0D70
#define SK_TXMF1_RESTART_PTR 0x0D74
#define SK_TXMF1_READ_LEVEL 0x0D78
/* Transmit MAC FIFO Control/Test */
#define SK_TFCTL_WR_PTR_TST_ON 0x00004000 /* Write pointer test on*/
#define SK_TFCTL_WR_PTR_TST_OFF 0x00002000 /* Write pointer test off */
#define SK_TFCTL_WR_PTR_STEP 0x00001000 /* Write pointer increment */
#define SK_TFCTL_RD_PTR_TST_ON 0x00000400 /* Read pointer test on */
#define SK_TFCTL_RD_PTR_TST_OFF 0x00000200 /* Read pointer test off */
#define SK_TFCTL_RD_PTR_STEP 0x00000100 /* Read pointer increment */
#define SK_TFCTL_TX_FIFO_UNDER 0x00000040 /* Clear IRQ TX FIFO Under */
#define SK_TFCTL_FRAME_TX_DONE 0x00000020 /* Clear IRQ Frame TX Done */
#define SK_TFCTL_IRQ_PARITY_ER 0x00000010 /* Clear IRQ Parity Error */
#define SK_TFCTL_OPERATION_ON 0x00000008 /* Operational mode on */
#define SK_TFCTL_OPERATION_OFF 0x00000004 /* Operational mode off */
#define SK_TFCTL_RESET_CLEAR 0x00000002 /* MAC FIFO Reset Clear */
#define SK_TFCTL_RESET_SET 0x00000001 /* MAC FIFO Reset Set */
/* Block 27 -- TX MAC FIFO 2 regisrers */
#define SK_TXF2_END 0x0D80
#define SK_TXF2_WPTR 0x0D84
#define SK_TXF2_RPTR 0x0D8C
#define SK_TXF2_PKTCNT 0x0D90
#define SK_TXF2_LVL 0x0D94
#define SK_TXF2_MACCTL 0x0D98
#define SK_TXF2_CTL 0x0D9C
#define SK_TXLED2_CNTINIT 0x0DA0
#define SK_TXLED2_COUNTER 0x0DA4
#define SK_TXLED2_CTL 0x0DA8
#define SK_TXLED2_TST 0x0DA9
#define SK_TXMACCTL_XMAC_RESET 0x00000001
#define SK_TXMACCTL_XMAC_UNRESET 0x00000002
#define SK_TXMACCTL_LOOP_OFF 0x00000004
#define SK_TXMACCTL_LOOP_ON 0x00000008
#define SK_TXMACCTL_FLUSH_OFF 0x00000010
#define SK_TXMACCTL_FLUSH_ON 0x00000020
#define SK_TXMACCTL_WAITEMPTY_OFF 0x00000040
#define SK_TXMACCTL_WAITEMPTY_ON 0x00000080
#define SK_TXMACCTL_AFULL_OFF 0x00000100
#define SK_TXMACCTL_AFULL_ON 0x00000200
#define SK_TXMACCTL_TXRDY_PATCH_OFF 0x00000400
#define SK_TXMACCTL_RXRDY_PATCH_ON 0x00000800
#define SK_TXMACCTL_PKT_RECOVERY_OFF 0x00001000
#define SK_TXMACCTL_PKT_RECOVERY_ON 0x00002000
#define SK_TXMACCTL_CLR_IRQ_PERR 0x00008000
#define SK_TXMACCTL_WAITAFTERFLUSH 0x00010000
#define SK_TXLEDCTL_ENABLE 0x0001
#define SK_TXLEDCTL_COUNTER_STOP 0x0002
#define SK_TXLEDCTL_COUNTER_START 0x0004
#define SK_FIFO_RESET 0x00000001
#define SK_FIFO_UNRESET 0x00000002
#define SK_FIFO_OFF 0x00000004
#define SK_FIFO_ON 0x00000008
/* Block 28 -- Descriptor Poll Timer */
#define SK_DPT_INIT 0x0e00 /* Initial value 24 bits */
#define SK_DPT_TIMER 0x0e04 /* Mul of 78.12MHz clk (24b) */
#define SK_DPT_TIMER_MAX 0x00ffffffff /* 214.75ms at 78.125MHz */
#define SK_DPT_TIMER_CTRL 0x0e08 /* Timer Control 16 bits */
#define SK_DPT_TCTL_STOP 0x0001 /* Stop Timer */
#define SK_DPT_TCTL_START 0x0002 /* Start Timer */
#define SK_DPT_TIMER_TEST 0x0e0a /* Timer Test 16 bits */
#define SK_DPT_TTEST_STEP 0x0001 /* Timer Decrement */
#define SK_DPT_TTEST_OFF 0x0002 /* Test Mode Off */
#define SK_DPT_TTEST_ON 0x0004 /* Test Mode On */
#define SK_TSTAMP_COUNT 0x0e14
#define SK_TSTAMP_CTL 0x0e18
#define SK_TSTAMP_IRQ_CLEAR 0x01
#define SK_TSTAMP_STOP 0x02
#define SK_TSTAMP_START 0x04
#define SK_Y2_ASF_CSR 0x0e68
#define SK_Y2_ASF_RESET 0x08
#define SK_Y2_LEV_ITIMERINIT 0x0eb0
#define SK_Y2_LEV_ITIMERCTL 0x0eb8
#define SK_Y2_TX_ITIMERINIT 0x0ec0
#define SK_Y2_TX_ITIMERCTL 0x0ec8
#define SK_Y2_ISR_ITIMERINIT 0x0ed0
#define SK_Y2_ISR_ITIMERCTL 0x0ed8
/* Block 29 -- Status BMU (Yukon-2 only) */
#define SK_STAT_BMU_CSR 0x0e80
#define SK_STAT_BMU_LIDX 0x0e84
#define SK_STAT_BMU_ADDRLO 0x0e88
#define SK_STAT_BMU_ADDRHI 0x0e8c
#define SK_STAT_BMU_TXA1_RIDX 0x0e90
#define SK_STAT_BMU_TXS1_RIDX 0x0e92
#define SK_STAT_BMU_TXA2_RIDX 0x0e94
#define SK_STAT_BMU_TXS2_RIDX 0x0e96
#define SK_STAT_BMU_TX_THRESH 0x0e98
#define SK_STAT_BMU_PUTIDX 0x0e9c
#define SK_STAT_BMU_FIFOWP 0x0ea0
#define SK_STAT_BMU_FIFORP 0x0ea4
#define SK_STAT_BMU_FIFORSP 0x0ea6
#define SK_STAT_BMU_FIFOLV 0x0ea8
#define SK_STAT_BMU_FIFOSLV 0x0eaa
#define SK_STAT_BMU_FIFOWM 0x0eac
#define SK_STAT_BMU_FIFOIWM 0x0ead
#define SK_STAT_BMU_RESET 0x00000001
#define SK_STAT_BMU_UNRESET 0x00000002
#define SK_STAT_BMU_OFF 0x00000004
#define SK_STAT_BMU_ON 0x00000008
#define SK_STAT_BMU_IRQ_CLEAR 0x00000010
/* Block 30 -- GMAC/GPHY Control Registers (Yukon Only)*/
#define SK_GMAC_CTRL 0x0f00 /* GMAC Control Register */
#define SK_GPHY_CTRL 0x0f04 /* GPHY Control Register */
#define SK_GMAC_ISR 0x0f08 /* GMAC Interrupt Source Register */
#define SK_GMAC_IMR 0x0f0c /* GMAC Interrupt Mask Register */
#define SK_LINK_CTRL 0x0f10 /* Link Control Register (LCR) */
#define SK_WOL_CTRL 0x0f20 /* Wake on LAN Control Register */
#define SK_MAC_ADDR_LOW 0x0f24 /* Mack Address Registers LOW */
#define SK_MAC_ADDR_HIGH 0x0f28 /* Mack Address Registers HIGH */
#define SK_PAT_READ_PTR 0x0f2c /* Pattern Read Pointer Register */
#define SK_PAT_LEN_REG0 0x0f30 /* Pattern Length Register 0 */
#define SK_PAT_LEN0 0x0f30 /* Pattern Length 0 */
#define SK_PAT_LEN1 0x0f31 /* Pattern Length 1 */
#define SK_PAT_LEN2 0x0f32 /* Pattern Length 2 */
#define SK_PAT_LEN3 0x0f33 /* Pattern Length 3 */
#define SK_PAT_LEN_REG1 0x0f34 /* Pattern Length Register 1 */
#define SK_PAT_LEN4 0x0f34 /* Pattern Length 4 */
#define SK_PAT_LEN5 0x0f35 /* Pattern Length 5 */
#define SK_PAT_LEN6 0x0f36 /* Pattern Length 6 */
#define SK_PAT_LEN7 0x0f37 /* Pattern Length 7 */
#define SK_PAT_CTR_REG0 0x0f38 /* Pattern Counter Register 0 */
#define SK_PAT_CTR0 0x0f38 /* Pattern Counter 0 */
#define SK_PAT_CTR1 0x0f39 /* Pattern Counter 1 */
#define SK_PAT_CTR2 0x0f3a /* Pattern Counter 2 */
#define SK_PAT_CTR3 0x0f3b /* Pattern Counter 3 */
#define SK_PAT_CTR_REG1 0x0f3c /* Pattern Counter Register 1 */
#define SK_PAT_CTR4 0x0f3c /* Pattern Counter 4 */
#define SK_PAT_CTR5 0x0f3d /* Pattern Counter 5 */
#define SK_PAT_CTR6 0x0f3e /* Pattern Counter 6 */
#define SK_PAT_CTR7 0x0f3f /* Pattern Counter 7 */
#define SK_GMAC_LOOP_ON 0x00000020 /* Loopback mode for testing */
#define SK_GMAC_LOOP_OFF 0x00000010 /* purposes */
#define SK_GMAC_PAUSE_ON 0x00000008 /* enable forward of pause */
#define SK_GMAC_PAUSE_OFF 0x00000004 /* signal to GMAC */
#define SK_GMAC_RESET_CLEAR 0x00000002 /* Clear GMAC Reset */
#define SK_GMAC_RESET_SET 0x00000001 /* Set GMAC Reset */
#define SK_GPHY_SEL_BDT 0x10000000 /* Select Bidirectional xfer */
#define SK_GPHY_INT_POL_HI 0x08000000 /* IRQ Polarity Active */
#define SK_GPHY_75_OHM 0x04000000 /* Use 75 Ohm Termination */
#define SK_GPHY_DIS_FC 0x02000000 /* Disable Auto Fiber/Copper */
#define SK_GPHY_DIS_SLEEP 0x01000000 /* Disable Energy Detect */
#define SK_GPHY_HWCFG_M_3 0x00800000 /* HWCFG_MODE[3] */
#define SK_GPHY_HWCFG_M_2 0x00400000 /* HWCFG_MODE[2] */
#define SK_GPHY_HWCFG_M_1 0x00200000 /* HWCFG_MODE[1] */
#define SK_GPHY_HWCFG_M_0 0x00100000 /* HWCFG_MODE[0] */
#define SK_GPHY_ANEG_0 0x00080000 /* ANEG[0] */
#define SK_GPHY_ENA_XC 0x00040000 /* Enable MDI Crossover */
#define SK_GPHY_DIS_125 0x00020000 /* Disable 125MHz Clock */
#define SK_GPHY_ANEG_3 0x00010000 /* ANEG[3] */
#define SK_GPHY_ANEG_2 0x00008000 /* ANEG[2] */
#define SK_GPHY_ANEG_1 0x00004000 /* ANEG[1] */
#define SK_GPHY_ENA_PAUSE 0x00002000 /* Enable Pause */
#define SK_GPHY_PHYADDR_4 0x00001000 /* Bit 4 of Phy Addr */
#define SK_GPHY_PHYADDR_3 0x00000800 /* Bit 3 of Phy Addr */
#define SK_GPHY_PHYADDR_2 0x00000400 /* Bit 2 of Phy Addr */
#define SK_GPHY_PHYADDR_1 0x00000200 /* Bit 1 of Phy Addr */
#define SK_GPHY_PHYADDR_0 0x00000100 /* Bit 0 of Phy Addr */
#define SK_GPHY_RESET_CLEAR 0x00000002 /* Clear GPHY Reset */
#define SK_GPHY_RESET_SET 0x00000001 /* Set GPHY Reset */
#define SK_GPHY_COPPER (SK_GPHY_HWCFG_M_0 | SK_GPHY_HWCFG_M_1 | \
SK_GPHY_HWCFG_M_2 | SK_GPHY_HWCFG_M_3 )
#define SK_GPHY_FIBER (SK_GPHY_HWCFG_M_0 | SK_GPHY_HWCFG_M_1 | \
SK_GPHY_HWCFG_M_2 )
#define SK_GPHY_ANEG_ALL (SK_GPHY_ANEG_0 | SK_GPHY_ANEG_1 | \
SK_GPHY_ANEG_2 | SK_GPHY_ANEG_3 )
#define SK_GMAC_INT_TX_OFLOW 0x20 /* Transmit Counter Overflow */
#define SK_GMAC_INT_RX_OFLOW 0x10 /* Receiver Overflow */
#define SK_GMAC_INT_TX_UNDER 0x08 /* Transmit FIFO Underrun */
#define SK_GMAC_INT_TX_DONE 0x04 /* Transmit Complete */
#define SK_GMAC_INT_RX_OVER 0x02 /* Receive FIFO Overrun */
#define SK_GMAC_INT_RX_DONE 0x01 /* Receive Complete */
#define SK_LINK_RESET_CLEAR 0x0002 /* Link Reset Clear */
#define SK_LINK_RESET_SET 0x0001 /* Link Reset Set */
/* Block 31 -- reserved */
/* Block 32-33 -- Pattern Ram */
#define SK_WOL_PRAM 0x1000
/* Block 0x22 - 0x37 -- reserved */
/* Block 0x38 -- Y2 PCI config registers */
#define SK_Y2_PCI_BASE 0x1c00
/* Compute offset of mirrored PCI register */
#define SK_Y2_PCI_REG(reg) ((reg) + SK_Y2_PCI_BASE)
/* Block 0x39 - 0x3f -- reserved */
/* Block 0x40 to 0x4F -- XMAC 1 registers */
#define SK_XMAC1_BASE 0x2000
/* Block 0x50 to 0x5F -- MARV 1 registers */
#define SK_MARV1_BASE 0x2800
/* Block 0x60 to 0x6F -- XMAC 2 registers */
#define SK_XMAC2_BASE 0x3000
/* Block 0x70 to 0x7F -- MARV 2 registers */
#define SK_MARV2_BASE 0x3800
/* Compute relative offset of an XMAC register in the XMAC window(s). */
#define SK_XMAC_REG(sc, reg) (((reg) * 2) + SK_XMAC1_BASE + \
(((sc)->sk_port) * (SK_XMAC2_BASE - SK_XMAC1_BASE)))
#if 0
#define SK_XM_READ_4(sc, reg) \
((sk_win_read_2(sc->sk_softc, \
SK_XMAC_REG(sc, reg)) & 0xFFFF) | \
((sk_win_read_2(sc->sk_softc, \
SK_XMAC_REG(sc, reg + 2)) & 0xFFFF) << 16))
#define SK_XM_WRITE_4(sc, reg, val) \
sk_win_write_2(sc->sk_softc, SK_XMAC_REG(sc, reg), \
((val) & 0xFFFF)); \
sk_win_write_2(sc->sk_softc, SK_XMAC_REG(sc, reg + 2), \
((val) >> 16) & 0xFFFF)
#else
#define SK_XM_READ_4(sc, reg) \
sk_win_read_4(sc->sk_softc, SK_XMAC_REG(sc, reg))
#define SK_XM_WRITE_4(sc, reg, val) \
sk_win_write_4(sc->sk_softc, SK_XMAC_REG(sc, reg), (val))
#endif
#define SK_XM_READ_2(sc, reg) \
sk_win_read_2(sc->sk_softc, SK_XMAC_REG(sc, reg))
#define SK_XM_WRITE_2(sc, reg, val) \
sk_win_write_2(sc->sk_softc, SK_XMAC_REG(sc, reg), val)
#define SK_XM_SETBIT_4(sc, reg, x) \
SK_XM_WRITE_4(sc, reg, (SK_XM_READ_4(sc, reg)) | (x))
#define SK_XM_CLRBIT_4(sc, reg, x) \
SK_XM_WRITE_4(sc, reg, (SK_XM_READ_4(sc, reg)) & ~(x))
#define SK_XM_SETBIT_2(sc, reg, x) \
SK_XM_WRITE_2(sc, reg, (SK_XM_READ_2(sc, reg)) | (x))
#define SK_XM_CLRBIT_2(sc, reg, x) \
SK_XM_WRITE_2(sc, reg, (SK_XM_READ_2(sc, reg)) & ~(x))
/* Compute relative offset of an MARV register in the MARV window(s). */
#define SK_YU_REG(sc, reg) \
((reg) + SK_MARV1_BASE + \
(((sc)->sk_port) * (SK_MARV2_BASE - SK_MARV1_BASE)))
#define SK_YU_READ_4(sc, reg) \
sk_win_read_4((sc)->sk_softc, SK_YU_REG((sc), (reg)))
#define SK_YU_READ_2(sc, reg) \
sk_win_read_2((sc)->sk_softc, SK_YU_REG((sc), (reg)))
#define SK_YU_WRITE_4(sc, reg, val) \
sk_win_write_4((sc)->sk_softc, SK_YU_REG((sc), (reg)), (val))
#define SK_YU_WRITE_2(sc, reg, val) \
sk_win_write_2((sc)->sk_softc, SK_YU_REG((sc), (reg)), (val))
#define SK_YU_SETBIT_4(sc, reg, x) \
SK_YU_WRITE_4(sc, reg, (SK_YU_READ_4(sc, reg)) | (x))
#define SK_YU_CLRBIT_4(sc, reg, x) \
SK_YU_WRITE_4(sc, reg, (SK_YU_READ_4(sc, reg)) & ~(x))
#define SK_YU_SETBIT_2(sc, reg, x) \
SK_YU_WRITE_2(sc, reg, (SK_YU_READ_2(sc, reg)) | (x))
#define SK_YU_CLRBIT_2(sc, reg, x) \
SK_YU_WRITE_2(sc, reg, (SK_YU_READ_2(sc, reg)) & ~(x))
/*
* The default FIFO threshold on the XMAC II is 4 bytes. On
* dual port NICs, this often leads to transmit underruns, so we
* bump the threshold a little.
*/
#define SK_XM_TX_FIFOTHRESH 512
#define SK_PCI_VENDOR_ID 0x0000
#define SK_PCI_DEVICE_ID 0x0002
#define SK_PCI_COMMAND 0x0004
#define SK_PCI_STATUS 0x0006
#define SK_PCI_REVID 0x0008
#define SK_PCI_CLASSCODE 0x0009
#define SK_PCI_CACHELEN 0x000C
#define SK_PCI_LATENCY_TIMER 0x000D
#define SK_PCI_HEADER_TYPE 0x000E
#define SK_PCI_LOMEM 0x0010
#define SK_PCI_LOIO 0x0014
#define SK_PCI_SUBVEN_ID 0x002C
#define SK_PCI_SYBSYS_ID 0x002E
#define SK_PCI_BIOSROM 0x0030
#define SK_PCI_INTLINE 0x003C
#define SK_PCI_INTPIN 0x003D
#define SK_PCI_MINGNT 0x003E
#define SK_PCI_MINLAT 0x003F
/* device specific PCI registers */
#define SK_PCI_OURREG1 0x0040
#define SK_PCI_OURREG2 0x0044
#define SK_PCI_CAPID 0x0048 /* 8 bits */
#define SK_PCI_NEXTPTR 0x0049 /* 8 bits */
#define SK_PCI_PWRMGMTCAP 0x004A /* 16 bits */
#define SK_PCI_PWRMGMTCTRL 0x004C /* 16 bits */
#define SK_PCI_PME_EVENT 0x004F
#define SK_Y2_REG1_PHY1_COMA 0x10000000
#define SK_Y2_REG1_PHY2_COMA 0x20000000
#define SK_PSTATE_MASK 0x0003
#define SK_PSTATE_D0 0x0000
#define SK_PSTATE_D1 0x0001
#define SK_PSTATE_D2 0x0002
#define SK_PSTATE_D3 0x0003
#define SK_PME_EN 0x0010
#define SK_PME_STATUS 0x8000
#define CSR_WRITE_4(sc, reg, val) \
bus_space_write_4((sc)->sk_btag, (sc)->sk_bhandle, (reg), (val))
#define CSR_WRITE_2(sc, reg, val) \
bus_space_write_2((sc)->sk_btag, (sc)->sk_bhandle, (reg), (val))
#define CSR_WRITE_1(sc, reg, val) \
bus_space_write_1((sc)->sk_btag, (sc)->sk_bhandle, (reg), (val))
#define CSR_READ_4(sc, reg) \
bus_space_read_4((sc)->sk_btag, (sc)->sk_bhandle, (reg))
#define CSR_READ_2(sc, reg) \
bus_space_read_2((sc)->sk_btag, (sc)->sk_bhandle, (reg))
#define CSR_READ_1(sc, reg) \
bus_space_read_1((sc)->sk_btag, (sc)->sk_bhandle, (reg))
struct sk_type {
u_int16_t sk_vid;
u_int16_t sk_did;
char *sk_name;
};
#define SK_ADDR_LO(x) ((u_int64_t) (x) & 0xffffffff)
#define SK_ADDR_HI(x) ((u_int64_t) (x) >> 32)
#define SK_RING_ALIGN 64
/* RX queue descriptor data structure */
struct sk_rx_desc {
u_int32_t sk_ctl;
u_int32_t sk_next;
u_int32_t sk_data_lo;
u_int32_t sk_data_hi;
u_int32_t sk_xmac_rxstat;
u_int32_t sk_timestamp;
u_int16_t sk_csum2;
u_int16_t sk_csum1;
u_int16_t sk_csum2_start;
u_int16_t sk_csum1_start;
};
#define SK_OPCODE_DEFAULT 0x00550000
#define SK_OPCODE_CSUM 0x00560000
#define SK_RXCTL_LEN 0x0000FFFF
#define SK_RXCTL_OPCODE 0x00FF0000
#define SK_RXCTL_TSTAMP_VALID 0x01000000
#define SK_RXCTL_STATUS_VALID 0x02000000
#define SK_RXCTL_DEV0 0x04000000
#define SK_RXCTL_EOF_INTR 0x08000000
#define SK_RXCTL_EOB_INTR 0x10000000
#define SK_RXCTL_LASTFRAG 0x20000000
#define SK_RXCTL_FIRSTFRAG 0x40000000
#define SK_RXCTL_OWN 0x80000000
#define SK_RXSTAT \
(SK_OPCODE_DEFAULT|SK_RXCTL_EOF_INTR|SK_RXCTL_LASTFRAG| \
SK_RXCTL_FIRSTFRAG|SK_RXCTL_OWN)
struct sk_tx_desc {
u_int32_t sk_ctl;
u_int32_t sk_next;
u_int32_t sk_data_lo;
u_int32_t sk_data_hi;
u_int32_t sk_xmac_txstat;
u_int16_t sk_rsvd0;
u_int16_t sk_csum_startval;
u_int16_t sk_csum_startpos;
u_int16_t sk_csum_writepos;
u_int32_t sk_rsvd1;
};
#define SK_TXCTL_LEN 0x0000FFFF
#define SK_TXCTL_OPCODE 0x00FF0000
#define SK_TXCTL_SW 0x01000000
#define SK_TXCTL_NOCRC 0x02000000
#define SK_TXCTL_STORENFWD 0x04000000
#define SK_TXCTL_EOF_INTR 0x08000000
#define SK_TXCTL_EOB_INTR 0x10000000
#define SK_TXCTL_LASTFRAG 0x20000000
#define SK_TXCTL_FIRSTFRAG 0x40000000
#define SK_TXCTL_OWN 0x80000000
#define SK_TXSTAT \
(SK_OPCODE_DEFAULT|SK_TXCTL_EOF_INTR|SK_TXCTL_LASTFRAG|SK_TXCTL_OWN)
#define SK_RXBYTES(x) ((x) & 0x0000FFFF);
#define SK_TXBYTES SK_RXBYTES
#define SK_TX_RING_CNT 512
#define SK_RX_RING_CNT 256
struct msk_rx_desc {
u_int32_t sk_addr;
u_int16_t sk_len;
u_int8_t sk_ctl;
u_int8_t sk_opcode;
} __packed;
#define SK_Y2_RXOPC_BUFFER 0x40
#define SK_Y2_RXOPC_PACKET 0x41
#define SK_Y2_RXOPC_OWN 0x80
struct msk_tx_desc {
u_int32_t sk_addr;
u_int16_t sk_len;
u_int8_t sk_ctl;
u_int8_t sk_opcode;
} __packed;
#define SK_Y2_TXCTL_LASTFRAG 0x80
#define SK_Y2_TXOPC_BUFFER 0x40
#define SK_Y2_TXOPC_PACKET 0x41
#define SK_Y2_TXOPC_OWN 0x80
struct msk_status_desc {
u_int32_t sk_status;
u_int16_t sk_len;
u_int8_t sk_link;
u_int8_t sk_opcode;
} __packed;
#define SK_Y2_STOPC_RXSTAT 0x60
#define SK_Y2_STOPC_TXSTAT 0x68
#define SK_Y2_STOPC_OWN 0x80
#define MSK_TX_RING_CNT 512
#define MSK_RX_RING_CNT 512
#define MSK_STATUS_RING_CNT 2048
/*
* Jumbo buffer stuff. Note that we must allocate more jumbo
* buffers than there are descriptors in the receive ring. This
* is because we don't know how long it will take for a packet
* to be released after we hand it off to the upper protocol
* layers. To be safe, we allocate 1.5 times the number of
* receive descriptors.
*/
#define SK_JUMBO_FRAMELEN 9018
#define SK_JUMBO_MTU (SK_JUMBO_FRAMELEN - ETHER_HDR_LEN - ETHER_CRC_LEN)
#define SK_MIN_FRAMELEN (ETHER_MIN_LEN - ETHER_CRC_LEN)
#define SK_JSLOTS ((SK_RX_RING_CNT / 2) * 3)
#define SK_JRAWLEN (SK_JUMBO_FRAMELEN + ETHER_ALIGN)
#define SK_JLEN SK_JRAWLEN
#define SK_MCLBYTES SK_JLEN
#define SK_JPAGESZ PAGE_SIZE
#define SK_RESID (SK_JPAGESZ - (SK_JLEN * SK_JSLOTS) % SK_JPAGESZ)
#define SK_JMEM ((SK_JLEN * SK_JSLOTS) + SK_RESID)
#define MSK_JSLOTS ((MSK_RX_RING_CNT / 2) * 3)
#define MSK_RESID (SK_JPAGESZ - (SK_JLEN * MSK_JSLOTS) % SK_JPAGESZ)
#define MSK_JMEM ((SK_JLEN * MSK_JSLOTS) + MSK_RESID)
#define SK_MAXUNIT 256
#define SK_TIMEOUT 1000
/* YUKON registers */
/* General Purpose Status Register (GPSR) */
#define YUKON_GPSR 0x0000
#define YU_GPSR_SPEED 0x8000 /* speed 0 - 10Mbps, 1 - 100Mbps */
#define YU_GPSR_DUPLEX 0x4000 /* 0 - half duplex, 1 - full duplex */
#define YU_GPSR_FCTL_TX 0x2000 /* Tx flow control, 1 - disabled */
#define YU_GPSR_LINK 0x1000 /* link status (down/up) */
#define YU_GPSR_PAUSE 0x0800 /* flow control enable/disable */
#define YU_GPSR_TX_IN_PROG 0x0400 /* transmit in progress */
#define YU_GPSR_EXCESS_COL 0x0200 /* excessive collisions occurred */
#define YU_GPSR_LATE_COL 0x0100 /* late collision occurred */
#define YU_GPSR_MII_PHY_STC 0x0020 /* MII PHY status change */
#define YU_GPSR_GIG_SPEED 0x0010 /* Gigabit Speed (0 - use speed bit) */
#define YU_GPSR_PARTITION 0x0008 /* partition mode */
#define YU_GPSR_FCTL_RX 0x0004 /* Rx flow control, 1 - disabled */
#define YU_GPSR_PROMS_EN 0x0002 /* promiscuous mode, 1 - enabled */
/* General Purpose Control Register (GPCR) */
#define YUKON_GPCR 0x0004
#define YU_GPCR_FCTL_TX_DIS 0x2000 /* Disable Tx flow control 802.3x */
#define YU_GPCR_TXEN 0x1000 /* Transmit Enable */
#define YU_GPCR_RXEN 0x0800 /* Receive Enable */
#define YU_GPCR_BURSTEN 0x0400 /* Burst Mode Enable */
#define YU_GPCR_LPBK 0x0200 /* MAC Loopback Enable */
#define YU_GPCR_PAR 0x0100 /* Partition Enable */
#define YU_GPCR_GIG 0x0080 /* Gigabit Speed 1000Mbps */
#define YU_GPCR_FLP 0x0040 /* Force Link Pass */
#define YU_GPCR_DUPLEX 0x0020 /* Duplex Enable */
#define YU_GPCR_FCTL_RX_DIS 0x0010 /* Disable Rx flow control 802.3x */
#define YU_GPCR_SPEED 0x0008 /* Port Speed 100Mbps */
#define YU_GPCR_DPLX_DIS 0x0004 /* Disable Auto-Update for duplex */
#define YU_GPCR_FCTL_DIS 0x0002 /* Disable Auto-Update for 802.3x */
#define YU_GPCR_SPEED_DIS 0x0001 /* Disable Auto-Update for speed */
/* Transmit Control Register (TCR) */
#define YUKON_TCR 0x0008
#define YU_TCR_FJ 0x8000 /* force jam / flow control */
#define YU_TCR_CRCD 0x4000 /* insert CRC (0 - enable) */
#define YU_TCR_PADD 0x2000 /* pad packets to 64b (0 - enable) */
#define YU_TCR_COLTH 0x1c00 /* collision threshold */
/* Receive Control Register (RCR) */
#define YUKON_RCR 0x000c
#define YU_RCR_UFLEN 0x8000 /* unicast filter enable */
#define YU_RCR_MUFLEN 0x4000 /* multicast filter enable */
#define YU_RCR_CRCR 0x2000 /* remove CRC */
#define YU_RCR_PASSFC 0x1000 /* pass flow control packets */
/* Transmit Flow Control Register (TFCR) */
#define YUKON_TFCR 0x0010 /* Pause Time */
/* Transmit Parameter Register (TPR) */
#define YUKON_TPR 0x0014
#define YU_TPR_JAM_LEN(x) (((x) & 0x3) << 14)
#define YU_TPR_JAM_IPG(x) (((x) & 0x1f) << 9)
#define YU_TPR_JAM2DATA_IPG(x) (((x) & 0x1f) << 4)
/* Serial Mode Register (SMR) */
#define YUKON_SMR 0x0018
#define YU_SMR_DATA_BLIND(x) (((x) & 0x1f) << 11)
#define YU_SMR_LIMIT4 0x0400 /* reset after 16 / 4 collisions */
#define YU_SMR_MFL_JUMBO 0x0100 /* max frame length for jumbo frames */
#define YU_SMR_MFL_VLAN 0x0200 /* max frame length + vlan tag */
#define YU_SMR_IPG_DATA(x) ((x) & 0x1f)
/* Source Address Low #1 (SAL1) */
#define YUKON_SAL1 0x001c /* SA1[15:0] */
/* Source Address Middle #1 (SAM1) */
#define YUKON_SAM1 0x0020 /* SA1[31:16] */
/* Source Address High #1 (SAH1) */
#define YUKON_SAH1 0x0024 /* SA1[47:32] */
/* Source Address Low #2 (SAL2) */
#define YUKON_SAL2 0x0028 /* SA2[15:0] */
/* Source Address Middle #2 (SAM2) */
#define YUKON_SAM2 0x002c /* SA2[31:16] */
/* Source Address High #2 (SAH2) */
#define YUKON_SAH2 0x0030 /* SA2[47:32] */
/* Multicatst Address Hash Register 1 (MCAH1) */
#define YUKON_MCAH1 0x0034
/* Multicatst Address Hash Register 2 (MCAH2) */
#define YUKON_MCAH2 0x0038
/* Multicatst Address Hash Register 3 (MCAH3) */
#define YUKON_MCAH3 0x003c
/* Multicatst Address Hash Register 4 (MCAH4) */
#define YUKON_MCAH4 0x0040
/* Transmit Interrupt Register (TIR) */
#define YUKON_TIR 0x0044
#define YU_TIR_OUT_UNICAST 0x0001 /* Num Unicast Packets Transmitted */
#define YU_TIR_OUT_BROADCAST 0x0002 /* Num Broadcast Packets Transmitted */
#define YU_TIR_OUT_PAUSE 0x0004 /* Num Pause Packets Transmitted */
#define YU_TIR_OUT_MULTICAST 0x0008 /* Num Multicast Packets Transmitted */
#define YU_TIR_OUT_OCTETS 0x0030 /* Num Bytes Transmitted */
#define YU_TIR_OUT_64_OCTETS 0x0000 /* Num Packets Transmitted */
#define YU_TIR_OUT_127_OCTETS 0x0000 /* Num Packets Transmitted */
#define YU_TIR_OUT_255_OCTETS 0x0000 /* Num Packets Transmitted */
#define YU_TIR_OUT_511_OCTETS 0x0000 /* Num Packets Transmitted */
#define YU_TIR_OUT_1023_OCTETS 0x0000 /* Num Packets Transmitted */
#define YU_TIR_OUT_1518_OCTETS 0x0000 /* Num Packets Transmitted */
#define YU_TIR_OUT_MAX_OCTETS 0x0000 /* Num Packets Transmitted */
#define YU_TIR_OUT_SPARE 0x0000 /* Num Packets Transmitted */
#define YU_TIR_OUT_COLLISIONS 0x0000 /* Num Packets Transmitted */
#define YU_TIR_OUT_LATE 0x0000 /* Num Packets Transmitted */
/* Receive Interrupt Register (RIR) */
#define YUKON_RIR 0x0048
/* Transmit and Receive Interrupt Register (TRIR) */
#define YUKON_TRIR 0x004c
/* Transmit Interrupt Mask Register (TIMR) */
#define YUKON_TIMR 0x0050
/* Receive Interrupt Mask Register (RIMR) */
#define YUKON_RIMR 0x0054
/* Transmit and Receive Interrupt Mask Register (TRIMR) */
#define YUKON_TRIMR 0x0058
/* SMI Control Register (SMICR) */
#define YUKON_SMICR 0x0080
#define YU_SMICR_PHYAD(x) (((x) & 0x1f) << 11)
#define YU_SMICR_REGAD(x) (((x) & 0x1f) << 6)
#define YU_SMICR_OPCODE 0x0020 /* opcode (0 - write, 1 - read) */
#define YU_SMICR_OP_READ 0x0020 /* opcode read */
#define YU_SMICR_OP_WRITE 0x0000 /* opcode write */
#define YU_SMICR_READ_VALID 0x0010 /* read valid */
#define YU_SMICR_BUSY 0x0008 /* busy (writing) */
/* SMI Data Register (SMIDR) */
#define YUKON_SMIDR 0x0084
/* PHY Addres Register (PAR) */
#define YUKON_PAR 0x0088
#define YU_PAR_MIB_CLR 0x0020 /* MIB Counters Clear Mode */
#define YU_PAR_LOAD_TSTCNT 0x0010 /* Load count 0xfffffff0 into cntr */
/* Receive status */
#define YU_RXSTAT_FOFL 0x00000001 /* Rx FIFO overflow */
#define YU_RXSTAT_CRCERR 0x00000002 /* CRC error */
#define YU_RXSTAT_FRAGMENT 0x00000008 /* fragment */
#define YU_RXSTAT_LONGERR 0x00000010 /* too long packet */
#define YU_RXSTAT_MIIERR 0x00000020 /* MII error */
#define YU_RXSTAT_BADFC 0x00000040 /* bad flow-control packet */
#define YU_RXSTAT_GOODFC 0x00000080 /* good flow-control packet */
#define YU_RXSTAT_RXOK 0x00000100 /* receice OK (Good packet) */
#define YU_RXSTAT_BROADCAST 0x00000200 /* broadcast packet */
#define YU_RXSTAT_MULTICAST 0x00000400 /* multicast packet */
#define YU_RXSTAT_RUNT 0x00000800 /* undersize packet */
#define YU_RXSTAT_JABBER 0x00001000 /* jabber packet */
#define YU_RXSTAT_VLAN 0x00002000 /* VLAN packet */
#define YU_RXSTAT_LENSHIFT 16
#define YU_RXSTAT_BYTES(x) ((x) >> YU_RXSTAT_LENSHIFT)
/*
* Registers and data structures for the XaQti Corporation XMAC II
* Gigabit Ethernet MAC. Datasheet is available from http://www.xaqti.com.
* The XMAC can be programmed for 16-bit or 32-bit register access modes.
* The SysKonnect gigabit ethernet adapters use 16-bit mode, so that's
* how the registers are laid out here.
*/
#define XM_DEVICEID 0x00E0AE20
#define XM_XAQTI_OUI 0x00E0AE
#define XM_XMAC_REV(x) (((x) & 0x000000E0) >> 5)
#define XM_XMAC_REV_B2 0x0
#define XM_XMAC_REV_C1 0x1
#define XM_MMUCMD 0x0000
#define XM_POFF 0x0008
#define XM_BURST 0x000C
#define XM_VLAN_TAGLEV1 0x0010
#define XM_VLAN_TAGLEV2 0x0014
#define XM_TXCMD 0x0020
#define XM_TX_RETRYLIMIT 0x0024
#define XM_TX_SLOTTIME 0x0028
#define XM_TX_IPG 0x003C
#define XM_RXCMD 0x0030
#define XM_PHY_ADDR 0x0034
#define XM_PHY_DATA 0x0038
#define XM_GPIO 0x0040
#define XM_IMR 0x0044
#define XM_ISR 0x0048
#define XM_HWCFG 0x004C
#define XM_TX_LOWAT 0x0060
#define XM_TX_HIWAT 0x0062
#define XM_TX_REQTHRESH_LO 0x0064
#define XM_TX_REQTHRESH_HI 0x0066
#define XM_TX_REQTHRESH XM_TX_REQTHRESH_LO
#define XM_PAUSEDST0 0x0068
#define XM_PAUSEDST1 0x006A
#define XM_PAUSEDST2 0x006C
#define XM_CTLPARM_LO 0x0070
#define XM_CTLPARM_HI 0x0072
#define XM_CTLPARM XM_CTLPARM_LO
#define XM_OPCODE_PAUSE_TIMER 0x0074
#define XM_TXSTAT_LIFO 0x0078
/*
* Perfect filter registers. The XMAC has a table of 16 perfect
* filter entries, spaced 8 bytes apart. This is in addition to
* the station address registers, which appear below.
*/
#define XM_RXFILT_BASE 0x0080
#define XM_RXFILT_END 0x0107
#define XM_RXFILT_MAX 16
#define XM_RXFILT_ENTRY(ent) (XM_RXFILT_BASE + ((ent * 8)))
/* Primary station address. */
#define XM_PAR0 0x0108
#define XM_PAR1 0x010A
#define XM_PAR2 0x010C
/* 64-bit multicast hash table registers */
#define XM_MAR0 0x0110
#define XM_MAR1 0x0112
#define XM_MAR2 0x0114
#define XM_MAR3 0x0116
#define XM_RX_LOWAT 0x0118
#define XM_RX_HIWAT 0x011A
#define XM_RX_REQTHRESH_LO 0x011C
#define XM_RX_REQTHRESH_HI 0x011E
#define XM_RX_REQTHRESH XM_RX_REQTHRESH_LO
#define XM_DEVID_LO 0x0120
#define XM_DEVID_HI 0x0122
#define XM_DEVID XM_DEVID_LO
#define XM_MODE_LO 0x0124
#define XM_MODE_HI 0x0126
#define XM_MODE XM_MODE_LO
#define XM_LASTSRC0 0x0128
#define XM_LASTSRC1 0x012A
#define XM_LASTSRC2 0x012C
#define XM_TSTAMP_READ 0x0130
#define XM_TSTAMP_LOAD 0x0134
#define XM_STATS_CMD 0x0200
#define XM_RXCNT_EVENT_LO 0x0204
#define XM_RXCNT_EVENT_HI 0x0206
#define XM_RXCNT_EVENT XM_RXCNT_EVENT_LO
#define XM_TXCNT_EVENT_LO 0x0208
#define XM_TXCNT_EVENT_HI 0x020A
#define XM_TXCNT_EVENT XM_TXCNT_EVENT_LO
#define XM_RXCNT_EVMASK_LO 0x020C
#define XM_RXCNT_EVMASK_HI 0x020E
#define XM_RXCNT_EVMASK XM_RXCNT_EVMASK_LO
#define XM_TXCNT_EVMASK_LO 0x0210
#define XM_TXCNT_EVMASK_HI 0x0212
#define XM_TXCNT_EVMASK XM_TXCNT_EVMASK_LO
/* Statistics command register */
#define XM_STATCMD_CLR_TX 0x0001
#define XM_STATCMD_CLR_RX 0x0002
#define XM_STATCMD_COPY_TX 0x0004
#define XM_STATCMD_COPY_RX 0x0008
#define XM_STATCMD_SNAP_TX 0x0010
#define XM_STATCMD_SNAP_RX 0x0020
/* TX statistics registers */
#define XM_TXSTATS_PKTSOK 0x280
#define XM_TXSTATS_BYTESOK_HI 0x284
#define XM_TXSTATS_BYTESOK_LO 0x288
#define XM_TXSTATS_BCASTSOK 0x28C
#define XM_TXSTATS_MCASTSOK 0x290
#define XM_TXSTATS_UCASTSOK 0x294
#define XM_TXSTATS_GIANTS 0x298
#define XM_TXSTATS_BURSTCNT 0x29C
#define XM_TXSTATS_PAUSEPKTS 0x2A0
#define XM_TXSTATS_MACCTLPKTS 0x2A4
#define XM_TXSTATS_SINGLECOLS 0x2A8
#define XM_TXSTATS_MULTICOLS 0x2AC
#define XM_TXSTATS_EXCESSCOLS 0x2B0
#define XM_TXSTATS_LATECOLS 0x2B4
#define XM_TXSTATS_DEFER 0x2B8
#define XM_TXSTATS_EXCESSDEFER 0x2BC
#define XM_TXSTATS_UNDERRUN 0x2C0
#define XM_TXSTATS_CARRIERSENSE 0x2C4
#define XM_TXSTATS_UTILIZATION 0x2C8
#define XM_TXSTATS_64 0x2D0
#define XM_TXSTATS_65_127 0x2D4
#define XM_TXSTATS_128_255 0x2D8
#define XM_TXSTATS_256_511 0x2DC
#define XM_TXSTATS_512_1023 0x2E0
#define XM_TXSTATS_1024_MAX 0x2E4
/* RX statistics registers */
#define XM_RXSTATS_PKTSOK 0x300
#define XM_RXSTATS_BYTESOK_HI 0x304
#define XM_RXSTATS_BYTESOK_LO 0x308
#define XM_RXSTATS_BCASTSOK 0x30C
#define XM_RXSTATS_MCASTSOK 0x310
#define XM_RXSTATS_UCASTSOK 0x314
#define XM_RXSTATS_PAUSEPKTS 0x318
#define XM_RXSTATS_MACCTLPKTS 0x31C
#define XM_RXSTATS_BADPAUSEPKTS 0x320
#define XM_RXSTATS_BADMACCTLPKTS 0x324
#define XM_RXSTATS_BURSTCNT 0x328
#define XM_RXSTATS_MISSEDPKTS 0x32C
#define XM_RXSTATS_FRAMEERRS 0x330
#define XM_RXSTATS_OVERRUN 0x334
#define XM_RXSTATS_JABBER 0x338
#define XM_RXSTATS_CARRLOSS 0x33C
#define XM_RXSTATS_INRNGLENERR 0x340
#define XM_RXSTATS_SYMERR 0x344
#define XM_RXSTATS_SHORTEVENT 0x348
#define XM_RXSTATS_RUNTS 0x34C
#define XM_RXSTATS_GIANTS 0x350
#define XM_RXSTATS_CRCERRS 0x354
#define XM_RXSTATS_CEXTERRS 0x35C
#define XM_RXSTATS_UTILIZATION 0x360
#define XM_RXSTATS_64 0x368
#define XM_RXSTATS_65_127 0x36C
#define XM_RXSTATS_128_255 0x370
#define XM_RXSTATS_256_511 0x374
#define XM_RXSTATS_512_1023 0x378
#define XM_RXSTATS_1024_MAX 0x37C
#define XM_MMUCMD_TX_ENB 0x0001
#define XM_MMUCMD_RX_ENB 0x0002
#define XM_MMUCMD_GMIILOOP 0x0004
#define XM_MMUCMD_RATECTL 0x0008
#define XM_MMUCMD_GMIIFDX 0x0010
#define XM_MMUCMD_NO_MGMT_PRMB 0x0020
#define XM_MMUCMD_SIMCOL 0x0040
#define XM_MMUCMD_FORCETX 0x0080
#define XM_MMUCMD_LOOPENB 0x0200
#define XM_MMUCMD_IGNPAUSE 0x0400
#define XM_MMUCMD_PHYBUSY 0x0800
#define XM_MMUCMD_PHYDATARDY 0x1000
#define XM_TXCMD_AUTOPAD 0x0001
#define XM_TXCMD_NOCRC 0x0002
#define XM_TXCMD_NOPREAMBLE 0x0004
#define XM_TXCMD_NOGIGAMODE 0x0008
#define XM_TXCMD_SAMPLELINE 0x0010
#define XM_TXCMD_ENCBYPASS 0x0020
#define XM_TXCMD_XMITBK2BK 0x0040
#define XM_TXCMD_FAIRSHARE 0x0080
#define XM_RXCMD_DISABLE_CEXT 0x0001
#define XM_RXCMD_STRIPPAD 0x0002
#define XM_RXCMD_SAMPLELINE 0x0004
#define XM_RXCMD_SELFRX 0x0008
#define XM_RXCMD_STRIPFCS 0x0010
#define XM_RXCMD_TRANSPARENT 0x0020
#define XM_RXCMD_IPGCAPTURE 0x0040
#define XM_RXCMD_BIGPKTOK 0x0080
#define XM_RXCMD_LENERROK 0x0100
#define XM_GPIO_GP0_SET 0x0001
#define XM_GPIO_RESETSTATS 0x0004
#define XM_GPIO_RESETMAC 0x0008
#define XM_GPIO_FORCEINT 0x0020
#define XM_GPIO_ANEGINPROG 0x0040
#define XM_IMR_RX_EOF 0x0001
#define XM_IMR_TX_EOF 0x0002
#define XM_IMR_TX_UNDERRUN 0x0004
#define XM_IMR_RX_OVERRUN 0x0008
#define XM_IMR_TX_STATS_OFLOW 0x0010
#define XM_IMR_RX_STATS_OFLOW 0x0020
#define XM_IMR_TSTAMP_OFLOW 0x0040
#define XM_IMR_AUTONEG_DONE 0x0080
#define XM_IMR_NEXTPAGE_RDY 0x0100
#define XM_IMR_PAGE_RECEIVED 0x0200
#define XM_IMR_LP_REQCFG 0x0400
#define XM_IMR_GP0_SET 0x0800
#define XM_IMR_FORCEINTR 0x1000
#define XM_IMR_TX_ABORT 0x2000
#define XM_IMR_LINKEVENT 0x4000
#define XM_INTRS \
(~(XM_IMR_GP0_SET|XM_IMR_AUTONEG_DONE|XM_IMR_TX_UNDERRUN))
#define XM_ISR_RX_EOF 0x0001
#define XM_ISR_TX_EOF 0x0002
#define XM_ISR_TX_UNDERRUN 0x0004
#define XM_ISR_RX_OVERRUN 0x0008
#define XM_ISR_TX_STATS_OFLOW 0x0010
#define XM_ISR_RX_STATS_OFLOW 0x0020
#define XM_ISR_TSTAMP_OFLOW 0x0040
#define XM_ISR_AUTONEG_DONE 0x0080
#define XM_ISR_NEXTPAGE_RDY 0x0100
#define XM_ISR_PAGE_RECEIVED 0x0200
#define XM_ISR_LP_REQCFG 0x0400
#define XM_ISR_GP0_SET 0x0800
#define XM_ISR_FORCEINTR 0x1000
#define XM_ISR_TX_ABORT 0x2000
#define XM_ISR_LINKEVENT 0x4000
#define XM_HWCFG_GENEOP 0x0008
#define XM_HWCFG_SIGSTATCKH 0x0004
#define XM_HWCFG_GMIIMODE 0x0001
#define XM_MODE_FLUSH_RXFIFO 0x00000001
#define XM_MODE_FLUSH_TXFIFO 0x00000002
#define XM_MODE_BIGENDIAN 0x00000004
#define XM_MODE_RX_PROMISC 0x00000008
#define XM_MODE_RX_NOBROAD 0x00000010
#define XM_MODE_RX_NOMULTI 0x00000020
#define XM_MODE_RX_NOUNI 0x00000040
#define XM_MODE_RX_BADFRAMES 0x00000080
#define XM_MODE_RX_CRCERRS 0x00000100
#define XM_MODE_RX_GIANTS 0x00000200
#define XM_MODE_RX_INRANGELEN 0x00000400
#define XM_MODE_RX_RUNTS 0x00000800
#define XM_MODE_RX_MACCTL 0x00001000
#define XM_MODE_RX_USE_PERFECT 0x00002000
#define XM_MODE_RX_USE_STATION 0x00004000
#define XM_MODE_RX_USE_HASH 0x00008000
#define XM_MODE_RX_ADDRPAIR 0x00010000
#define XM_MODE_PAUSEONHI 0x00020000
#define XM_MODE_PAUSEONLO 0x00040000
#define XM_MODE_TIMESTAMP 0x00080000
#define XM_MODE_SENDPAUSE 0x00100000
#define XM_MODE_SENDCONTINUOUS 0x00200000
#define XM_MODE_LE_STATUSWORD 0x00400000
#define XM_MODE_AUTOFIFOPAUSE 0x00800000
#define XM_MODE_EXPAUSEGEN 0x02000000
#define XM_MODE_RX_INVERSE 0x04000000
#define XM_RXSTAT_MACCTL 0x00000001
#define XM_RXSTAT_ERRFRAME 0x00000002
#define XM_RXSTAT_CRCERR 0x00000004
#define XM_RXSTAT_GIANT 0x00000008
#define XM_RXSTAT_RUNT 0x00000010
#define XM_RXSTAT_FRAMEERR 0x00000020
#define XM_RXSTAT_INRANGEERR 0x00000040
#define XM_RXSTAT_CARRIERERR 0x00000080
#define XM_RXSTAT_COLLERR 0x00000100
#define XM_RXSTAT_802_3 0x00000200
#define XM_RXSTAT_CARREXTERR 0x00000400
#define XM_RXSTAT_BURSTMODE 0x00000800
#define XM_RXSTAT_UNICAST 0x00002000
#define XM_RXSTAT_MULTICAST 0x00004000
#define XM_RXSTAT_BROADCAST 0x00008000
#define XM_RXSTAT_VLAN_LEV1 0x00010000
#define XM_RXSTAT_VLAN_LEV2 0x00020000
#define XM_RXSTAT_LEN 0xFFFC0000
#define XM_RXSTAT_LENSHIFT 18
#define XM_RXSTAT_BYTES(x) ((x) >> XM_RXSTAT_LENSHIFT)
/*
* XMAC PHY registers, indirectly accessed through
* XM_PHY_ADDR and XM_PHY_REG.
*/
#define XM_PHY_BMCR 0x0000 /* control */
#define XM_PHY_BMSR 0x0001 /* status */
#define XM_PHY_VENID 0x0002 /* vendor id */
#define XM_PHY_DEVID 0x0003 /* device id */
#define XM_PHY_ANAR 0x0004 /* autoneg advertisenemt */
#define XM_PHY_LPAR 0x0005 /* link partner ability */
#define XM_PHY_ANEXP 0x0006 /* autoneg expansion */
#define XM_PHY_NEXTP 0x0007 /* nextpage */
#define XM_PHY_LPNEXTP 0x0008 /* link partner's nextpage */
#define XM_PHY_EXTSTS 0x000F /* extented status */
#define XM_PHY_RESAB 0x0010 /* resolved ability */
#define XM_BMCR_DUPLEX 0x0100
#define XM_BMCR_RENEGOTIATE 0x0200
#define XM_BMCR_AUTONEGENBL 0x1000
#define XM_BMCR_LOOPBACK 0x4000
#define XM_BMCR_RESET 0x8000
#define XM_BMSR_EXTCAP 0x0001
#define XM_BMSR_LINKSTAT 0x0004
#define XM_BMSR_AUTONEGABLE 0x0008
#define XM_BMSR_REMFAULT 0x0010
#define XM_BMSR_AUTONEGDONE 0x0020
#define XM_BMSR_EXTSTAT 0x0100
#define XM_VENID_XAQTI 0xD14C
#define XM_DEVID_XMAC 0x0002
#define XM_ANAR_FULLDUPLEX 0x0020
#define XM_ANAR_HALFDUPLEX 0x0040
#define XM_ANAR_PAUSEBITS 0x0180
#define XM_ANAR_REMFAULTBITS 0x1800
#define XM_ANAR_ACK 0x4000
#define XM_ANAR_NEXTPAGE 0x8000
#define XM_LPAR_FULLDUPLEX 0x0020
#define XM_LPAR_HALFDUPLEX 0x0040
#define XM_LPAR_PAUSEBITS 0x0180
#define XM_LPAR_REMFAULTBITS 0x1800
#define XM_LPAR_ACK 0x4000
#define XM_LPAR_NEXTPAGE 0x8000
#define XM_PAUSE_NOPAUSE 0x0000
#define XM_PAUSE_SYMPAUSE 0x0080
#define XM_PAUSE_ASYMPAUSE 0x0100
#define XM_PAUSE_BOTH 0x0180
#define XM_REMFAULT_LINKOK 0x0000
#define XM_REMFAULT_LINKFAIL 0x0800
#define XM_REMFAULT_OFFLINE 0x1000
#define XM_REMFAULT_ANEGERR 0x1800
#define XM_ANEXP_GOTPAGE 0x0002
#define XM_ANEXP_NEXTPAGE_SELF 0x0004
#define XM_ANEXP_NEXTPAGE_LP 0x0008
#define XM_NEXTP_MESSAGE 0x07FF
#define XM_NEXTP_TOGGLE 0x0800
#define XM_NEXTP_ACK2 0x1000
#define XM_NEXTP_MPAGE 0x2000
#define XM_NEXTP_ACK1 0x4000
#define XM_NEXTP_NPAGE 0x8000
#define XM_LPNEXTP_MESSAGE 0x07FF
#define XM_LPNEXTP_TOGGLE 0x0800
#define XM_LPNEXTP_ACK2 0x1000
#define XM_LPNEXTP_MPAGE 0x2000
#define XM_LPNEXTP_ACK1 0x4000
#define XM_LPNEXTP_NPAGE 0x8000
#define XM_EXTSTS_HALFDUPLEX 0x4000
#define XM_EXTSTS_FULLDUPLEX 0x8000
#define XM_RESAB_PAUSEMISMATCH 0x0008
#define XM_RESAB_ABLMISMATCH 0x0010
#define XM_RESAB_FDMODESEL 0x0020
#define XM_RESAB_HDMODESEL 0x0040
#define XM_RESAB_PAUSEBITS 0x0180
#define SK_HASH_BITS 6
|