1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
|
/* $OpenBSD: tga.c,v 1.4 2001/02/01 18:06:35 art Exp $ */
/* $NetBSD: tga.c,v 1.15 1999/12/06 19:25:59 drochner Exp $ */
/*
* Copyright (c) 1995, 1996 Carnegie-Mellon University.
* All rights reserved.
*
* Author: Chris G. Demetriou
*
* Permission to use, copy, modify and distribute this software and
* its documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
*
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie the
* rights to redistribute these changes.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/device.h>
#include <sys/conf.h>
#include <sys/malloc.h>
#include <sys/buf.h>
#include <sys/ioctl.h>
#include <vm/vm.h>
#include <machine/bus.h>
#include <machine/intr.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/pcidevs.h>
#include <dev/pci/tgareg.h>
#include <dev/pci/tgavar.h>
#include <dev/ic/bt485reg.h>
#include <dev/ic/bt485var.h>
#include <dev/rcons/raster.h>
#include <dev/wscons/wsconsio.h>
#include <dev/wscons/wscons_raster.h>
#include <dev/wscons/wsdisplayvar.h>
int tgamatch __P((struct device *, struct cfdata *, void *));
void tgaattach __P((struct device *, struct device *, void *));
int tgaprint __P((void *, const char *));
struct cfdriver tga_cd = {
NULL, "tga", DV_DULL
};
struct cfattach tga_ca = {
sizeof(struct tga_softc), (cfmatch_t)tgamatch, tgaattach,
};
int tga_identify __P((tga_reg_t *));
const struct tga_conf *tga_getconf __P((int));
void tga_getdevconfig __P((bus_space_tag_t memt, pci_chipset_tag_t pc,
pcitag_t tag, struct tga_devconfig *dc));
struct tga_devconfig tga_console_dc;
int tga_ioctl __P((void *, u_long, caddr_t, int, struct proc *));
paddr_t tga_mmap __P((void *, off_t, int));
static void tga_copyrows __P((void *, int, int, int));
static void tga_copycols __P((void *, int, int, int, int));
static int tga_alloc_screen __P((void *, const struct wsscreen_descr *,
void **, int *, int *, long *));
static void tga_free_screen __P((void *, void *));
static int tga_show_screen __P((void *, void *, int,
void (*) (void *, int, int), void *));
static int tga_rop __P((struct raster *, int, int, int, int, int,
struct raster *, int, int));
static int tga_rop_nosrc __P((struct raster *, int, int, int, int, int));
static int tga_rop_htov __P((struct raster *, int, int, int, int,
int, struct raster *, int, int ));
static int tga_rop_vtov __P((struct raster *, int, int, int, int,
int, struct raster *, int, int ));
void tga2_init __P((struct tga_devconfig *, int));
/* RAMDAC interface functions */
int tga_sched_update __P((void *, void (*)(void *)));
void tga_ramdac_wr __P((void *, u_int, u_int8_t));
u_int8_t tga_ramdac_rd __P((void *, u_int));
void tga2_ramdac_wr __P((void *, u_int, u_int8_t));
u_int8_t tga2_ramdac_rd __P((void *, u_int));
/* Interrupt handler */
int tga_intr __P((void *));
struct wsdisplay_emulops tga_emulops = {
rcons_cursor, /* could use hardware cursor; punt */
rcons_mapchar,
rcons_putchar,
tga_copycols,
rcons_erasecols,
tga_copyrows,
rcons_eraserows,
rcons_alloc_attr
};
struct wsscreen_descr tga_stdscreen = {
"std",
0, 0, /* will be filled in -- XXX shouldn't, it's global */
&tga_emulops,
0, 0,
WSSCREEN_REVERSE
};
const struct wsscreen_descr *_tga_scrlist[] = {
&tga_stdscreen,
/* XXX other formats, graphics screen? */
};
struct wsscreen_list tga_screenlist = {
sizeof(_tga_scrlist) / sizeof(struct wsscreen_descr *), _tga_scrlist
};
struct wsdisplay_accessops tga_accessops = {
tga_ioctl,
tga_mmap,
tga_alloc_screen,
tga_free_screen,
tga_show_screen,
0 /* load_font */
};
void tga_blank __P((struct tga_devconfig *));
void tga_unblank __P((struct tga_devconfig *));
int
tgamatch(parent, match, aux)
struct device *parent;
struct cfdata *match;
void *aux;
{
struct pci_attach_args *pa = aux;
if (PCI_VENDOR(pa->pa_id) != PCI_VENDOR_DEC)
return (0);
switch (PCI_PRODUCT(pa->pa_id)) {
case PCI_PRODUCT_DEC_21030:
case PCI_PRODUCT_DEC_PBXGB:
return 10;
default:
return 0;
}
return (0);
}
void
tga_getdevconfig(memt, pc, tag, dc)
bus_space_tag_t memt;
pci_chipset_tag_t pc;
pcitag_t tag;
struct tga_devconfig *dc;
{
const struct tga_conf *tgac;
struct raster *rap;
struct rcons *rcp;
bus_size_t pcisize;
int i, cacheable;
dc->dc_memt = memt;
dc->dc_pc = pc;
dc->dc_pcitag = tag;
/* XXX magic number */
pci_mem_find(pc, tag, 0x10, &dc->dc_pcipaddr, &pcisize, &cacheable);
if (!cacheable)
panic("tga memory not cacheable");
/* XXX XXX XXX */
if ((i = bus_space_map(memt, dc->dc_pcipaddr, pcisize, 1, &dc->dc_vaddr))) {
printf("bus_space_map(%x, %x, %x, 0, %p): %d\n", memt, dc->dc_pcipaddr, pcisize, &dc->dc_vaddr, i);
DELAY(90000000);
return;
}
#ifdef __alpha__
dc->dc_paddr = ALPHA_K0SEG_TO_PHYS(dc->dc_vaddr); /* XXX */
#else
#error "find a way to deal w/ paddr here"
#endif
dc->dc_regs = (tga_reg_t *)(dc->dc_vaddr + TGA_MEM_CREGS);
dc->dc_tga_type = tga_identify(dc->dc_regs);
tgac = dc->dc_tgaconf = tga_getconf(dc->dc_tga_type);
if (tgac == NULL) {
printf("tgac==0\n");
return;
}
#if 0
/* XXX on the Alpha, pcisize = 4 * cspace_size. */
if (tgac->tgac_cspace_size != pcisize) /* sanity */
panic("tga_getdevconfig: memory size mismatch?");
#endif
switch (dc->dc_regs[TGA_REG_GREV] & 0xff) {
case 0x01:
case 0x02:
case 0x03:
case 0x04:
dc->dc_tga2 = 0;
break;
case 0x20:
case 0x21:
case 0x22:
dc->dc_tga2 = 1;
break;
default:
panic("tga_getdevconfig: TGA Revision not recognized");
}
if (dc->dc_tga2) {
int monitor;
monitor = (~dc->dc_regs[TGA_REG_GREV] >> 16) & 0x0f;
tga2_init(dc, monitor);
}
switch (dc->dc_regs[TGA_REG_VHCR] & 0x1ff) { /* XXX */
case 0:
dc->dc_wid = 8192;
break;
case 1:
dc->dc_wid = 8196;
break;
default:
dc->dc_wid = (dc->dc_regs[TGA_REG_VHCR] & 0x1ff) * 4; /* XXX */
break;
}
dc->dc_rowbytes = dc->dc_wid * (dc->dc_tgaconf->tgac_phys_depth / 8);
if ((dc->dc_regs[TGA_REG_VHCR] & 0x00000001) != 0 && /* XXX */
(dc->dc_regs[TGA_REG_VHCR] & 0x80000000) != 0) { /* XXX */
dc->dc_wid -= 4;
/*
* XXX XXX turning off 'odd' shouldn't be necesssary,
* XXX XXX but i can't make X work with the weird size.
*/
dc->dc_regs[TGA_REG_VHCR] &= ~0x80000001;
dc->dc_rowbytes =
dc->dc_wid * (dc->dc_tgaconf->tgac_phys_depth / 8);
}
dc->dc_ht = (dc->dc_regs[TGA_REG_VVCR] & 0x7ff); /* XXX */
/* XXX this seems to be what DEC does */
dc->dc_regs[TGA_REG_CCBR] = 0;
dc->dc_regs[TGA_REG_VVBR] = 1;
dc->dc_videobase = dc->dc_vaddr + tgac->tgac_dbuf[0] +
1 * tgac->tgac_vvbr_units;
dc->dc_blanked = 1;
tga_unblank(dc);
/*
* Set all bits in the pixel mask, to enable writes to all pixels.
* It seems that the console firmware clears some of them
* under some circumstances, which causes cute vertical stripes.
*/
dc->dc_regs[TGA_REG_GPXR_P] = 0xffffffff;
/* clear the screen */
for (i = 0; i < dc->dc_ht * dc->dc_rowbytes; i += sizeof(u_int32_t))
*(u_int32_t *)(dc->dc_videobase + i) = 0;
/* initialize the raster */
rap = &dc->dc_raster;
rap->width = dc->dc_wid;
rap->height = dc->dc_ht;
rap->depth = tgac->tgac_phys_depth;
rap->linelongs = dc->dc_rowbytes / sizeof(u_int32_t);
rap->pixels = (u_int32_t *)dc->dc_videobase;
rap->data = (caddr_t)dc;
/* initialize the raster console blitter */
rcp = &dc->dc_rcons;
rcp->rc_sp = rap;
rcp->rc_crow = rcp->rc_ccol = -1;
rcp->rc_crowp = &rcp->rc_crow;
rcp->rc_ccolp = &rcp->rc_ccol;
rcons_init(rcp, 34, 80);
tga_stdscreen.nrows = dc->dc_rcons.rc_maxrow;
tga_stdscreen.ncols = dc->dc_rcons.rc_maxcol;
}
void
tgaattach(parent, self, aux)
struct device *parent, *self;
void *aux;
{
struct pci_attach_args *pa = aux;
struct tga_softc *sc = (struct tga_softc *)self;
struct wsemuldisplaydev_attach_args aa;
pci_intr_handle_t intrh;
const char *intrstr;
u_int8_t rev;
int console;
#ifdef __alpha__
console = (pa->pa_tag == tga_console_dc.dc_pcitag);
#else
console = 0;
#endif
if (console) {
sc->sc_dc = &tga_console_dc;
sc->nscreens = 1;
} else {
sc->sc_dc = (struct tga_devconfig *)
malloc(sizeof(struct tga_devconfig), M_DEVBUF, M_WAITOK);
bzero(sc->sc_dc, sizeof(struct tga_devconfig));
tga_getdevconfig(pa->pa_memt, pa->pa_pc, pa->pa_tag,
sc->sc_dc);
}
if (sc->sc_dc->dc_vaddr == NULL) {
printf(": couldn't map memory space; punt!\n");
return;
}
/* XXX say what's going on. */
intrstr = NULL;
if (pci_intr_map(pa->pa_pc, pa->pa_intrtag, pa->pa_intrpin,
pa->pa_intrline, &intrh)) {
printf(": couldn't map interrupt");
return;
}
intrstr = pci_intr_string(pa->pa_pc, intrh);
sc->sc_intr = pci_intr_establish(pa->pa_pc, intrh, IPL_TTY, tga_intr,
sc->sc_dc, sc->sc_dev.dv_xname);
if (sc->sc_intr == NULL) {
printf(": couldn't establish interrupt");
if (intrstr != NULL)
printf("at %s", intrstr);
printf("\n");
return;
}
rev = PCI_REVISION(pa->pa_class);
switch (rev) {
case 0x1:
case 0x2:
case 0x3:
printf(": DC21030 step %c", 'A' + rev - 1);
break;
case 0x20:
printf(": TGA2 abstract software model");
break;
case 0x21:
case 0x22:
printf(": TGA2 pass %d", rev - 0x20);
break;
default:
printf("unknown stepping (0x%x)", rev);
break;
}
printf(", ");
/*
* Get RAMDAC function vectors and call the RAMDAC functions
* to allocate its private storage and pass that back to us.
*/
sc->sc_dc->dc_ramdac_funcs = bt485_funcs();
if (!sc->sc_dc->dc_tga2) {
sc->sc_dc->dc_ramdac_cookie = bt485_register(
sc->sc_dc, tga_sched_update, tga_ramdac_wr,
tga_ramdac_rd);
} else {
sc->sc_dc->dc_ramdac_cookie = bt485_register(
sc->sc_dc, tga_sched_update, tga2_ramdac_wr,
tga2_ramdac_rd);
}
/*
* Initialize the RAMDAC. Initialization includes disabling
* cursor, setting a sane colormap, etc.
*/
(*sc->sc_dc->dc_ramdac_funcs->ramdac_init)(sc->sc_dc->dc_ramdac_cookie);
sc->sc_dc->dc_regs[TGA_REG_SISR] = 0x00000001; /* XXX */
if (sc->sc_dc->dc_tgaconf == NULL) {
printf("unknown board configuration\n");
return;
}
printf("board type %s\n", sc->sc_dc->dc_tgaconf->tgac_name);
printf("%s: %d x %d, %dbpp, %s RAMDAC\n", sc->sc_dev.dv_xname,
sc->sc_dc->dc_wid, sc->sc_dc->dc_ht,
sc->sc_dc->dc_tgaconf->tgac_phys_depth,
sc->sc_dc->dc_ramdac_funcs->ramdac_name);
if (intrstr != NULL)
printf("%s: interrupting at %s\n", sc->sc_dev.dv_xname,
intrstr);
aa.console = console;
aa.scrdata = &tga_screenlist;
aa.accessops = &tga_accessops;
aa.accesscookie = sc;
config_found(self, &aa, wsemuldisplaydevprint);
}
int
tga_ioctl(v, cmd, data, flag, p)
void *v;
u_long cmd;
caddr_t data;
int flag;
struct proc *p;
{
struct tga_softc *sc = v;
struct tga_devconfig *dc = sc->sc_dc;
struct ramdac_funcs *dcrf = dc->dc_ramdac_funcs;
struct ramdac_cookie *dcrc = dc->dc_ramdac_cookie;
switch (cmd) {
case WSDISPLAYIO_GTYPE:
*(u_int *)data = WSDISPLAY_TYPE_TGA;
return (0);
case WSDISPLAYIO_GINFO:
#define wsd_fbip ((struct wsdisplay_fbinfo *)data)
wsd_fbip->height = sc->sc_dc->dc_ht;
wsd_fbip->width = sc->sc_dc->dc_wid;
wsd_fbip->depth = sc->sc_dc->dc_tgaconf->tgac_phys_depth;
wsd_fbip->cmsize = 256; /* XXX ??? */
#undef wsd_fbip
return (0);
case WSDISPLAYIO_GETCMAP:
return (*dcrf->ramdac_get_cmap)(dcrc,
(struct wsdisplay_cmap *)data);
case WSDISPLAYIO_PUTCMAP:
return (*dcrf->ramdac_set_cmap)(dcrc,
(struct wsdisplay_cmap *)data);
case WSDISPLAYIO_SVIDEO:
if (*(u_int *)data == WSDISPLAYIO_VIDEO_OFF)
tga_blank(sc->sc_dc);
else
tga_unblank(sc->sc_dc);
return (0);
case WSDISPLAYIO_GVIDEO:
*(u_int *)data = dc->dc_blanked ?
WSDISPLAYIO_VIDEO_OFF : WSDISPLAYIO_VIDEO_ON;
return (0);
case WSDISPLAYIO_GCURPOS:
return (*dcrf->ramdac_get_curpos)(dcrc,
(struct wsdisplay_curpos *)data);
case WSDISPLAYIO_SCURPOS:
return (*dcrf->ramdac_set_curpos)(dcrc,
(struct wsdisplay_curpos *)data);
case WSDISPLAYIO_GCURMAX:
return (*dcrf->ramdac_get_curmax)(dcrc,
(struct wsdisplay_curpos *)data);
case WSDISPLAYIO_GCURSOR:
return (*dcrf->ramdac_get_cursor)(dcrc,
(struct wsdisplay_cursor *)data);
case WSDISPLAYIO_SCURSOR:
return (*dcrf->ramdac_set_cursor)(dcrc,
(struct wsdisplay_cursor *)data);
}
return (-1);
}
int
tga_sched_update(v, f)
void *v;
void (*f) __P((void *));
{
struct tga_devconfig *dc = v;
dc->dc_regs[TGA_REG_SISR] = 0x00010000;
dc->dc_ramdac_intr = f;
return 0;
}
int
tga_intr(v)
void *v;
{
struct tga_devconfig *dc = v;
struct ramdac_cookie *dcrc= dc->dc_ramdac_cookie;
if ((dc->dc_regs[TGA_REG_SISR] & 0x00010001) != 0x00010001)
return 0;
dc->dc_ramdac_intr(dcrc);
dc->dc_ramdac_intr = NULL;
dc->dc_regs[TGA_REG_SISR] = 0x00000001;
return (1);
}
paddr_t
tga_mmap(v, offset, prot)
void *v;
off_t offset;
int prot;
{
/* XXX NEW MAPPING CODE... */
#ifdef __alpha__
struct tga_softc *sc = v;
if (offset >= sc->sc_dc->dc_tgaconf->tgac_cspace_size || offset < 0)
return -1;
return alpha_btop(sc->sc_dc->dc_paddr + offset);
#else
return (-1);
#endif
}
int
tga_alloc_screen(v, type, cookiep, curxp, curyp, attrp)
void *v;
const struct wsscreen_descr *type;
void **cookiep;
int *curxp, *curyp;
long *attrp;
{
struct tga_softc *sc = v;
long defattr;
if (sc->nscreens > 0)
return (ENOMEM);
*cookiep = &sc->sc_dc->dc_rcons; /* one and only for now */
*curxp = 0;
*curyp = 0;
rcons_alloc_attr(&sc->sc_dc->dc_rcons, 0, 0, 0, &defattr);
*attrp = defattr;
sc->nscreens++;
return (0);
}
void
tga_free_screen(v, cookie)
void *v;
void *cookie;
{
struct tga_softc *sc = v;
if (sc->sc_dc == &tga_console_dc)
panic("tga_free_screen: console");
sc->nscreens--;
}
int
tga_show_screen(v, cookie, waitok, cb, cbarg)
void *v;
void *cookie;
int waitok;
void (*cb) __P((void *, int, int));
void *cbarg;
{
return (0);
}
int
tga_cnattach(iot, memt, pc, bus, device, function)
bus_space_tag_t iot, memt;
pci_chipset_tag_t pc;
int bus, device, function;
{
struct tga_devconfig *dcp = &tga_console_dc;
long defattr;
/* XXX -- we know this isn't a TGA2 for now. rcd */
tga_getdevconfig(memt, pc,
pci_make_tag(pc, bus, device, function), dcp);
/* sanity checks */
if (dcp->dc_vaddr == NULL)
panic("tga_console(%d, %d): couldn't map memory space",
device, function);
if (dcp->dc_tgaconf == NULL)
panic("tga_console(%d, %d): unknown board configuration",
device, function);
/*
* Initialize the RAMDAC but DO NOT allocate any private storage.
* Initialization includes disabling cursor, setting a sane
* colormap, etc. It will be reinitialized in tgaattach().
*/
/* XXX -- this only works for bt485, but then we only support that,
* currently.
*/
if (dcp->dc_tga2)
bt485_cninit(dcp, tga_sched_update, tga2_ramdac_wr,
tga2_ramdac_rd);
else
bt485_cninit(dcp, tga_sched_update, tga_ramdac_wr,
tga_ramdac_rd);
rcons_alloc_attr(&dcp->dc_rcons, 0, 0, 0, &defattr);
wsdisplay_cnattach(&tga_stdscreen, &dcp->dc_rcons,
0, 0, defattr);
return(0);
}
/*
* Functions to blank and unblank the display.
*/
void
tga_blank(dc)
struct tga_devconfig *dc;
{
if (!dc->dc_blanked) {
dc->dc_blanked = 1;
dc->dc_regs[TGA_REG_VVVR] |= VVR_BLANK; /* XXX */
}
}
void
tga_unblank(dc)
struct tga_devconfig *dc;
{
if (dc->dc_blanked) {
dc->dc_blanked = 0;
dc->dc_regs[TGA_REG_VVVR] &= ~VVR_BLANK; /* XXX */
}
}
/*
* Functions to manipulate the built-in cursor handing hardware.
*/
int
tga_builtin_set_cursor(dc, cursorp)
struct tga_devconfig *dc;
struct wsdisplay_cursor *cursorp;
{
struct ramdac_funcs *dcrf = dc->dc_ramdac_funcs;
struct ramdac_cookie *dcrc = dc->dc_ramdac_cookie;
int count, error, v;
v = cursorp->which;
if (v & WSDISPLAY_CURSOR_DOCMAP) {
error = dcrf->ramdac_check_curcmap(dcrc, cursorp);
if (error)
return (error);
}
if (v & WSDISPLAY_CURSOR_DOSHAPE) {
if ((u_int)cursorp->size.x != 64 ||
(u_int)cursorp->size.y > 64)
return (EINVAL);
/* The cursor is 2 bits deep, and there is no mask */
count = (cursorp->size.y * 64 * 2) / NBBY;
#if defined(UVM)
if (!uvm_useracc(cursorp->image, count, B_READ))
return (EFAULT);
#else
if (!useracc(cursorp->image, count, B_READ))
return (EFAULT);
#endif
}
if (v & WSDISPLAY_CURSOR_DOHOT) /* not supported */
return EINVAL;
/* parameters are OK; do it */
if (v & WSDISPLAY_CURSOR_DOCUR) {
if (cursorp->enable)
dc->dc_regs[TGA_REG_VVVR] |= 0x04; /* XXX */
else
dc->dc_regs[TGA_REG_VVVR] &= ~0x04; /* XXX */
}
if (v & WSDISPLAY_CURSOR_DOPOS) {
dc->dc_regs[TGA_REG_CXYR] = ((cursorp->pos.y & 0xfff) << 12) |
(cursorp->pos.x & 0xfff);
}
if (v & WSDISPLAY_CURSOR_DOCMAP) {
/* can't fail. */
dcrf->ramdac_set_curcmap(dcrc, cursorp);
}
if (v & WSDISPLAY_CURSOR_DOSHAPE) {
count = ((64 * 2) / NBBY) * cursorp->size.y;
dc->dc_regs[TGA_REG_CCBR] =
(dc->dc_regs[TGA_REG_CCBR] & ~0xfc00) |
(cursorp->size.y << 10);
copyin(cursorp->image, (char *)(dc->dc_vaddr +
(dc->dc_regs[TGA_REG_CCBR] & 0x3ff)),
count); /* can't fail. */
}
return (0);
}
int
tga_builtin_get_cursor(dc, cursorp)
struct tga_devconfig *dc;
struct wsdisplay_cursor *cursorp;
{
struct ramdac_funcs *dcrf = dc->dc_ramdac_funcs;
struct ramdac_cookie *dcrc = dc->dc_ramdac_cookie;
int count, error;
cursorp->which = WSDISPLAY_CURSOR_DOALL &
~(WSDISPLAY_CURSOR_DOHOT | WSDISPLAY_CURSOR_DOCMAP);
cursorp->enable = (dc->dc_regs[TGA_REG_VVVR] & 0x04) != 0;
cursorp->pos.x = dc->dc_regs[TGA_REG_CXYR] & 0xfff;
cursorp->pos.y = (dc->dc_regs[TGA_REG_CXYR] >> 12) & 0xfff;
cursorp->size.x = 64;
cursorp->size.y = (dc->dc_regs[TGA_REG_CCBR] >> 10) & 0x3f;
if (cursorp->image != NULL) {
count = (cursorp->size.y * 64 * 2) / NBBY;
error = copyout((char *)(dc->dc_vaddr +
(dc->dc_regs[TGA_REG_CCBR] & 0x3ff)),
cursorp->image, count);
if (error)
return (error);
/* No mask */
}
error = dcrf->ramdac_get_curcmap(dcrc, cursorp);
return (error);
}
int
tga_builtin_set_curpos(dc, curposp)
struct tga_devconfig *dc;
struct wsdisplay_curpos *curposp;
{
dc->dc_regs[TGA_REG_CXYR] =
((curposp->y & 0xfff) << 12) | (curposp->x & 0xfff);
return (0);
}
int
tga_builtin_get_curpos(dc, curposp)
struct tga_devconfig *dc;
struct wsdisplay_curpos *curposp;
{
curposp->x = dc->dc_regs[TGA_REG_CXYR] & 0xfff;
curposp->y = (dc->dc_regs[TGA_REG_CXYR] >> 12) & 0xfff;
return (0);
}
int
tga_builtin_get_curmax(dc, curposp)
struct tga_devconfig *dc;
struct wsdisplay_curpos *curposp;
{
curposp->x = curposp->y = 64;
return (0);
}
/*
* Copy columns (characters) in a row (line).
*/
void
tga_copycols(id, row, srccol, dstcol, ncols)
void *id;
int row, srccol, dstcol, ncols;
{
struct rcons *rc = id;
int y, srcx, dstx, nx;
y = rc->rc_yorigin + rc->rc_font->height * row;
srcx = rc->rc_xorigin + rc->rc_font->width * srccol;
dstx = rc->rc_xorigin + rc->rc_font->width * dstcol;
nx = rc->rc_font->width * ncols;
tga_rop(rc->rc_sp, dstx, y,
nx, rc->rc_font->height, RAS_SRC,
rc->rc_sp, srcx, y);
}
/*
* Copy rows (lines).
*/
void
tga_copyrows(id, srcrow, dstrow, nrows)
void *id;
int srcrow, dstrow, nrows;
{
struct rcons *rc = id;
int srcy, dsty, ny;
srcy = rc->rc_yorigin + rc->rc_font->height * srcrow;
dsty = rc->rc_yorigin + rc->rc_font->height * dstrow;
ny = rc->rc_font->height * nrows;
tga_rop(rc->rc_sp, rc->rc_xorigin, dsty,
rc->rc_raswidth, ny, RAS_SRC,
rc->rc_sp, rc->rc_xorigin, srcy);
}
/* Do we need the src? */
static int needsrc[16] = { 0, 1, 1, 1, 1, 0, 1, 1, 1, 1, 0, 1, 1, 1, 1, 0 };
/* A mapping between our API and the TGA card */
static int map_rop[16] = { 0x0, 0x8, 0x4, 0xc, 0x2, 0xa, 0x6,
0xe, 0x1, 0x9, 0x5, 0xd, 0x3, 0xb, 0x7, 0xf
};
/*
* Generic TGA raster op.
* This covers all possible raster ops, and
* clips the sizes and all of that.
*/
static int
tga_rop(dst, dx, dy, w, h, rop, src, sx, sy)
struct raster *dst;
int dx, dy, w, h, rop;
struct raster *src;
int sx, sy;
{
if (!dst)
return -1;
if (dst->data == NULL)
return -1; /* we should be writing to a screen */
if (needsrc[RAS_GETOP(rop)]) {
if (src == (struct raster *) 0)
return -1; /* We want a src */
/* Clip against src */
if (sx < 0) {
w += sx;
sx = 0;
}
if (sy < 0) {
h += sy;
sy = 0;
}
if (sx + w > src->width)
w = src->width - sx;
if (sy + h > src->height)
h = src->height - sy;
} else {
if (src != (struct raster *) 0)
return -1; /* We need no src */
}
/* Clip against dst. We modify src regardless of using it,
* since it really doesn't matter.
*/
if (dx < 0) {
w += dx;
sx -= dx;
dx = 0;
}
if (dy < 0) {
h += dy;
sy -= dy;
dy = 0;
}
if (dx + w > dst->width)
w = dst->width - dx;
if (dy + h > dst->height)
h = dst->height - dy;
if (w <= 0 || h <= 0)
return 0; /* Vacuously true; */
if (!src)
return tga_rop_nosrc(dst, dx, dy, w, h, rop);
if (src->data == NULL)
return tga_rop_htov(dst, dx, dy, w, h, rop, src, sx, sy);
else
return tga_rop_vtov(dst, dx, dy, w, h, rop, src, sx, sy);
}
/*
* No source raster ops.
* This function deals with all raster ops that don't require a src.
*/
static int
tga_rop_nosrc(dst, dx, dy, w, h, rop)
struct raster *dst;
int dx, dy, w, h, rop;
{
return raster_op(dst, dx, dy, w, h, rop, NULL, 0, 0);
}
/*
* Host to Video raster ops.
* This function deals with all raster ops that have a src that is host memory.
*/
static int
tga_rop_htov(dst, dx, dy, w, h, rop, src, sx, sy)
struct raster *dst;
int dx, dy, w, h, rop;
struct raster *src;
int sx, sy;
{
return raster_op(dst, dx, dy, w, h, rop, src, sx, sy);
}
/*
* Video to Video raster ops.
* This function deals with all raster ops that have a src and dst
* that are on the card.
*/
static int
tga_rop_vtov(dst, dx, dy, w, h, rop, src, sx, sy)
struct raster *dst;
int dx, dy, w, h, rop;
struct raster *src;
int sx, sy;
{
struct tga_devconfig *dc = (struct tga_devconfig *)dst->data;
tga_reg_t *regs0 = dc->dc_regs;
tga_reg_t *regs1 = regs0 + 16 * 1024; /* register alias 1 */
tga_reg_t *regs2 = regs1 + 16 * 1024; /* register alias 2 */
tga_reg_t *regs3 = regs2 + 16 * 1024; /* register alias 3 */
int srcb, dstb;
int x, y;
int xstart, xend, xdir, xinc;
int ystart, yend, ydir, yinc;
int offset = 1 * dc->dc_tgaconf->tgac_vvbr_units;
/*
* I don't yet want to deal with unaligned guys, really. And we don't
* deal with copies from one card to another.
*/
if (dx % 8 != 0 || sx % 8 != 0 || src != dst)
return raster_op(dst, dx, dy, w, h, rop, src, sx, sy);
if (sy >= dy) {
ystart = 0;
yend = h;
ydir = 1;
} else {
ystart = h;
yend = 0;
ydir = -1;
}
if (sx >= dx) {
xstart = 0;
xend = w * (dst->depth / 8);
xdir = 1;
} else {
xstart = w * (dst->depth / 8);
xend = 0;
xdir = -1;
}
xinc = xdir * 4 * 64;
yinc = ydir * dst->linelongs * 4;
ystart *= dst->linelongs * 4;
yend *= dst->linelongs * 4;
srcb = offset + sy * src->linelongs * 4 + sx;
dstb = offset + dy * dst->linelongs * 4 + dx;
regs3[TGA_REG_GMOR] = 0x0007; /* Copy mode */
regs3[TGA_REG_GOPR] = map_rop[rop]; /* Set up the op */
for (y = ystart; (ydir * y) < (ydir * yend); y += yinc) {
for (x = xstart; (xdir * x) < (xdir * xend); x += xinc) {
regs0[TGA_REG_GCSR] = srcb + y + x + 3 * 64;
regs0[TGA_REG_GCDR] = dstb + y + x + 3 * 64;
regs1[TGA_REG_GCSR] = srcb + y + x + 2 * 64;
regs1[TGA_REG_GCDR] = dstb + y + x + 2 * 64;
regs2[TGA_REG_GCSR] = srcb + y + x + 1 * 64;
regs2[TGA_REG_GCDR] = dstb + y + x + 1 * 64;
regs3[TGA_REG_GCSR] = srcb + y + x + 0 * 64;
regs3[TGA_REG_GCDR] = dstb + y + x + 0 * 64;
}
}
regs0[TGA_REG_GOPR] = 0x0003; /* op -> dst = src */
regs0[TGA_REG_GMOR] = 0x0000; /* Simple mode */
return 0;
}
void
tga_ramdac_wr(v, btreg, val)
void *v;
u_int btreg;
u_int8_t val;
{
struct tga_devconfig *dc = v;
volatile tga_reg_t *tgaregs = dc->dc_regs;
if (btreg > BT485_REG_MAX)
panic("tga_ramdac_wr: reg %d out of range\n", btreg);
tgaregs[TGA_REG_EPDR] = (btreg << 9) | (0 << 8 ) | val; /* XXX */
#ifdef __alpha__
alpha_mb();
#endif
}
void
tga2_ramdac_wr(v, btreg, val)
void *v;
u_int btreg;
u_int8_t val;
{
struct tga_devconfig *dc = v;
volatile tga_reg_t *ramdac;
if (btreg > BT485_REG_MAX)
panic("tga_ramdac_wr: reg %d out of range\n", btreg);
ramdac = (tga_reg_t *)(dc->dc_vaddr + TGA2_MEM_RAMDAC +
(0xe << 12) + (btreg << 8));
*ramdac = val & 0xff;
#ifdef __alpha__
alpha_mb();
#endif
}
u_int8_t
tga_ramdac_rd(v, btreg)
void *v;
u_int btreg;
{
struct tga_devconfig *dc = v;
volatile tga_reg_t *tgaregs = dc->dc_regs;
tga_reg_t rdval;
if (btreg > BT485_REG_MAX)
panic("tga_ramdac_rd: reg %d out of range\n", btreg);
tgaregs[TGA_REG_EPSR] = (btreg << 1) | 0x1; /* XXX */
#ifdef __alpha__
alpha_mb();
#endif
rdval = tgaregs[TGA_REG_EPDR];
return (rdval >> 16) & 0xff; /* XXX */
}
u_int8_t
tga2_ramdac_rd(v, btreg)
void *v;
u_int btreg;
{
struct tga_devconfig *dc = v;
volatile tga_reg_t *ramdac;
u_int8_t retval;
if (btreg > BT485_REG_MAX)
panic("tga_ramdac_rd: reg %d out of range\n", btreg);
ramdac = (tga_reg_t *)(dc->dc_vaddr + TGA2_MEM_RAMDAC +
(0xe << 12) + (btreg << 8));
retval = (u_int8_t)(*ramdac & 0xff);
#ifdef __alpha__
alpha_mb();
#endif
return retval;
}
#include <dev/ic/decmonitors.c>
void tga2_ics9110_wr __P((
struct tga_devconfig *dc,
int dotclock
));
void
tga2_init(dc, m)
struct tga_devconfig *dc;
int m;
{
tga2_ics9110_wr(dc, decmonitors[m].dotclock);
dc->dc_regs[TGA_REG_VHCR] =
((decmonitors[m].hbp / 4) << 21) |
((decmonitors[m].hsync / 4) << 14) |
#if 0
(((decmonitors[m].hfp - 4) / 4) << 9) |
((decmonitors[m].cols + 4) / 4);
#else
(((decmonitors[m].hfp) / 4) << 9) |
((decmonitors[m].cols) / 4);
#endif
dc->dc_regs[TGA_REG_VVCR] =
(decmonitors[m].vbp << 22) |
(decmonitors[m].vsync << 16) |
(decmonitors[m].vfp << 11) |
(decmonitors[m].rows);
dc->dc_regs[TGA_REG_VVBR] = 1; alpha_mb();
dc->dc_regs[TGA_REG_VVVR] |= 1; alpha_mb();
dc->dc_regs[TGA_REG_GPMR] = 0xffffffff; alpha_mb();
}
void
tga2_ics9110_wr(dc, dotclock)
struct tga_devconfig *dc;
int dotclock;
{
volatile tga_reg_t *clock;
u_int32_t valU;
int N, M, R, V, X;
int i;
switch (dotclock) {
case 130808000:
N = 0x40; M = 0x7; V = 0x0; X = 0x1; R = 0x1; break;
case 119840000:
N = 0x2d; M = 0x2b; V = 0x1; X = 0x1; R = 0x1; break;
case 108180000:
N = 0x11; M = 0x9; V = 0x1; X = 0x1; R = 0x2; break;
case 103994000:
N = 0x6d; M = 0xf; V = 0x0; X = 0x1; R = 0x1; break;
case 175000000:
N = 0x5F; M = 0x3E; V = 0x1; X = 0x1; R = 0x1; break;
case 75000000:
N = 0x6e; M = 0x15; V = 0x0; X = 0x1; R = 0x1; break;
case 74000000:
N = 0x2a; M = 0x41; V = 0x1; X = 0x1; R = 0x1; break;
case 69000000:
N = 0x35; M = 0xb; V = 0x0; X = 0x1; R = 0x1; break;
case 65000000:
N = 0x6d; M = 0x0c; V = 0x0; X = 0x1; R = 0x2; break;
case 50000000:
N = 0x37; M = 0x3f; V = 0x1; X = 0x1; R = 0x2; break;
case 40000000:
N = 0x5f; M = 0x11; V = 0x0; X = 0x1; R = 0x2; break;
case 31500000:
N = 0x16; M = 0x05; V = 0x0; X = 0x1; R = 0x2; break;
case 25175000:
N = 0x66; M = 0x1d; V = 0x0; X = 0x1; R = 0x2; break;
case 135000000:
N = 0x42; M = 0x07; V = 0x0; X = 0x1; R = 0x1; break;
case 110000000:
N = 0x60; M = 0x32; V = 0x1; X = 0x1; R = 0x2; break;
case 202500000:
N = 0x60; M = 0x32; V = 0x1; X = 0x1; R = 0x2; break;
default:
panic("unrecognized clock rate %d\n", dotclock);
}
/* XXX -- hard coded, bad */
valU = N | ( M << 7 ) | (V << 14);
valU |= (X << 15) | (R << 17);
valU |= 0x17 << 19;
clock = (tga_reg_t *)(dc->dc_vaddr + TGA2_MEM_EXTDEV +
TGA2_MEM_CLOCK + (0xe << 12)); /* XXX */
for (i=24; i>0; i--) {
u_int32_t writeval;
writeval = valU & 0x1;
if (i == 1)
writeval |= 0x2;
valU >>= 1;
*clock = writeval;
#ifdef __alpha__
alpha_mb();
#endif
}
clock = (tga_reg_t *)(dc->dc_vaddr + TGA2_MEM_EXTDEV +
TGA2_MEM_CLOCK + (0xe << 12) + (0x1 << 11)); /* XXX */
clock += 0x1 << 9;
*clock = 0x0;
#ifdef __alpha__
alpha_mb();
#endif
}
|