1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
|
/* $OpenBSD: cgsix.c,v 1.54 2006/07/25 21:23:32 miod Exp $ */
/*
* Copyright (c) 2001 Jason L. Wright (jason@thought.net)
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
* Effort sponsored in part by the Defense Advanced Research Projects
* Agency (DARPA) and Air Force Research Laboratory, Air Force
* Materiel Command, USAF, under agreement number F30602-01-2-0537.
*
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/errno.h>
#include <sys/device.h>
#include <sys/ioctl.h>
#include <sys/malloc.h>
#include <machine/bus.h>
#include <machine/intr.h>
#include <machine/autoconf.h>
#include <machine/openfirm.h>
#include <dev/sbus/sbusvar.h>
#include <dev/wscons/wsconsio.h>
#include <dev/wscons/wsdisplayvar.h>
#include <dev/wscons/wscons_raster.h>
#include <dev/rasops/rasops.h>
#include <machine/fbvar.h>
#include <dev/sbus/cgsixreg.h>
#include <dev/ic/bt458reg.h>
int cgsix_ioctl(void *, u_long, caddr_t, int, struct proc *);
int cgsix_alloc_screen(void *, const struct wsscreen_descr *, void **,
int *, int *, long *);
void cgsix_free_screen(void *, void *);
int cgsix_show_screen(void *, void *, int, void (*cb)(void *, int, int),
void *);
paddr_t cgsix_mmap(void *, off_t, int);
int cgsix_is_console(int);
int cg6_bt_getcmap(union bt_cmap *, struct wsdisplay_cmap *);
int cg6_bt_putcmap(union bt_cmap *, struct wsdisplay_cmap *);
void cgsix_loadcmap_immediate(struct cgsix_softc *, u_int, u_int);
void cgsix_loadcmap_deferred(struct cgsix_softc *, u_int, u_int);
void cgsix_setcolor(void *, u_int, u_int8_t, u_int8_t, u_int8_t);
void cgsix_reset(struct cgsix_softc *, u_int32_t);
void cgsix_hardreset(struct cgsix_softc *);
void cgsix_burner(void *, u_int, u_int);
int cgsix_intr(void *);
void cgsix_ras_init(struct cgsix_softc *);
void cgsix_ras_copyrows(void *, int, int, int);
void cgsix_ras_copycols(void *, int, int, int, int);
void cgsix_ras_erasecols(void *, int, int, int, long int);
void cgsix_ras_eraserows(void *, int, int, long int);
void cgsix_ras_do_cursor(struct rasops_info *);
int cgsix_setcursor(struct cgsix_softc *, struct wsdisplay_cursor *);
int cgsix_updatecursor(struct cgsix_softc *, u_int);
struct wsdisplay_accessops cgsix_accessops = {
cgsix_ioctl,
cgsix_mmap,
cgsix_alloc_screen,
cgsix_free_screen,
cgsix_show_screen,
NULL, /* load_font */
NULL, /* scrollback */
NULL, /* getchar */
cgsix_burner,
};
int cgsixmatch(struct device *, void *, void *);
void cgsixattach(struct device *, struct device *, void *);
struct cfattach cgsix_ca = {
sizeof (struct cgsix_softc), cgsixmatch, cgsixattach
};
struct cfdriver cgsix_cd = {
NULL, "cgsix", DV_DULL
};
int
cgsixmatch(struct device *parent, void *vcf, void *aux)
{
struct cfdata *cf = vcf;
struct sbus_attach_args *sa = aux;
return (strcmp(cf->cf_driver->cd_name, sa->sa_name) == 0);
}
void
cgsixattach(struct device *parent, struct device *self, void *aux)
{
struct cgsix_softc *sc = (struct cgsix_softc *)self;
struct sbus_attach_args *sa = aux;
int node, console;
u_int32_t fhc, rev;
const char *nam;
node = sa->sa_node;
sc->sc_bustag = sa->sa_bustag;
sc->sc_paddr = sbus_bus_addr(sa->sa_bustag, sa->sa_slot, sa->sa_offset);
if (sa->sa_nreg != 1) {
printf(": expected %d registers, got %d\n", 1, sa->sa_nreg);
goto fail;
}
fb_setsize(&sc->sc_sunfb, 8, 1152, 900, node, 0);
/*
* Map just BT, FHC, FBC, THC, and video RAM.
*/
if (sbus_bus_map(sa->sa_bustag, sa->sa_reg[0].sbr_slot,
sa->sa_reg[0].sbr_offset + CGSIX_BT_OFFSET,
CGSIX_BT_SIZE, 0, 0, &sc->sc_bt_regs) != 0) {
printf(": cannot map bt registers\n");
goto fail_bt;
}
if (sbus_bus_map(sa->sa_bustag, sa->sa_reg[0].sbr_slot,
sa->sa_reg[0].sbr_offset + CGSIX_FHC_OFFSET,
CGSIX_FHC_SIZE, 0, 0, &sc->sc_fhc_regs) != 0) {
printf(": cannot map fhc registers\n");
goto fail_fhc;
}
if (sbus_bus_map(sa->sa_bustag, sa->sa_reg[0].sbr_slot,
sa->sa_reg[0].sbr_offset + CGSIX_THC_OFFSET,
CGSIX_THC_SIZE, 0, 0, &sc->sc_thc_regs) != 0) {
printf(": cannot map thc registers\n");
goto fail_thc;
}
if (sbus_bus_map(sa->sa_bustag, sa->sa_reg[0].sbr_slot,
sa->sa_reg[0].sbr_offset + CGSIX_VID_OFFSET,
sc->sc_sunfb.sf_fbsize, BUS_SPACE_MAP_LINEAR,
0, &sc->sc_vid_regs) != 0) {
printf(": cannot map vid registers\n");
goto fail_vid;
}
if (sbus_bus_map(sa->sa_bustag, sa->sa_reg[0].sbr_slot,
sa->sa_reg[0].sbr_offset + CGSIX_TEC_OFFSET,
CGSIX_TEC_SIZE, 0, 0, &sc->sc_tec_regs) != 0) {
printf(": cannot map tec registers\n");
goto fail_tec;
}
if (sbus_bus_map(sa->sa_bustag, sa->sa_reg[0].sbr_slot,
sa->sa_reg[0].sbr_offset + CGSIX_FBC_OFFSET,
CGSIX_FBC_SIZE, 0, 0, &sc->sc_fbc_regs) != 0) {
printf(": cannot map fbc registers\n");
goto fail_fbc;
}
if ((sc->sc_ih = bus_intr_establish(sa->sa_bustag, sa->sa_pri,
IPL_TTY, 0, cgsix_intr, sc, self->dv_xname)) == NULL) {
printf(": couldn't establish interrupt, pri %d\n%s",
INTLEV(sa->sa_pri), self->dv_xname);
}
/* if prom didn't initialize us, do it the hard way */
if (OF_getproplen(node, "width") != sizeof(u_int32_t))
cgsix_hardreset(sc);
nam = getpropstring(node, "model");
if (*nam == '\0')
nam = sa->sa_name;
printf(": %s", nam);
console = cgsix_is_console(node);
fhc = FHC_READ(sc);
rev = (fhc & FHC_REV_MASK) >> FHC_REV_SHIFT;
cgsix_reset(sc, rev);
cgsix_burner(sc, 1, 0);
sc->sc_sunfb.sf_ro.ri_bits = (void *)bus_space_vaddr(sc->sc_bustag,
sc->sc_vid_regs);
sc->sc_sunfb.sf_ro.ri_hw = sc;
fbwscons_init(&sc->sc_sunfb, console ? 0 : RI_CLEAR);
/*
* Old rev. cg6 cards do not like the current acceleration code.
*
* Some hints from Sun point out at timing and cache problems, which
* will be investigated later.
*/
if (rev < 5)
sc->sc_sunfb.sf_dev.dv_cfdata->cf_flags |= CG6_CFFLAG_NOACCEL;
if ((sc->sc_sunfb.sf_dev.dv_cfdata->cf_flags & CG6_CFFLAG_NOACCEL)
== 0) {
sc->sc_sunfb.sf_ro.ri_ops.copyrows = cgsix_ras_copyrows;
sc->sc_sunfb.sf_ro.ri_ops.copycols = cgsix_ras_copycols;
sc->sc_sunfb.sf_ro.ri_ops.eraserows = cgsix_ras_eraserows;
sc->sc_sunfb.sf_ro.ri_ops.erasecols = cgsix_ras_erasecols;
sc->sc_sunfb.sf_ro.ri_do_cursor = cgsix_ras_do_cursor;
cgsix_ras_init(sc);
}
printf(", %dx%d, rev %d\n", sc->sc_sunfb.sf_width,
sc->sc_sunfb.sf_height, rev);
fbwscons_setcolormap(&sc->sc_sunfb, cgsix_setcolor);
if (console) {
fbwscons_console_init(&sc->sc_sunfb, -1);
}
fbwscons_attach(&sc->sc_sunfb, &cgsix_accessops, console);
return;
fail_fbc:
bus_space_unmap(sa->sa_bustag, sc->sc_tec_regs, CGSIX_TEC_SIZE);
fail_tec:
bus_space_unmap(sa->sa_bustag, sc->sc_vid_regs, sc->sc_sunfb.sf_fbsize);
fail_vid:
bus_space_unmap(sa->sa_bustag, sc->sc_thc_regs, CGSIX_THC_SIZE);
fail_thc:
bus_space_unmap(sa->sa_bustag, sc->sc_fhc_regs, CGSIX_FHC_SIZE);
fail_fhc:
bus_space_unmap(sa->sa_bustag, sc->sc_bt_regs, CGSIX_BT_SIZE);
fail_bt:
fail:
return;
}
int
cgsix_ioctl(void *v, u_long cmd, caddr_t data, int flags, struct proc *p)
{
struct cgsix_softc *sc = v;
struct wsdisplay_cmap *cm;
struct wsdisplay_fbinfo *wdf;
struct wsdisplay_cursor *curs;
struct wsdisplay_curpos *pos;
u_char r[2], g[2], b[2];
int error, s;
u_int mode;
switch (cmd) {
case WSDISPLAYIO_GTYPE:
*(u_int *)data = WSDISPLAY_TYPE_SUNCG6;
break;
case WSDISPLAYIO_SMODE:
mode = *(u_int *)data;
if ((sc->sc_sunfb.sf_dev.dv_cfdata->cf_flags &
CG6_CFFLAG_NOACCEL) == 0) {
if (sc->sc_mode != WSDISPLAYIO_MODE_EMUL &&
mode == WSDISPLAYIO_MODE_EMUL)
cgsix_ras_init(sc);
}
sc->sc_mode = mode;
break;
case WSDISPLAYIO_GINFO:
wdf = (void *)data;
wdf->height = sc->sc_sunfb.sf_height;
wdf->width = sc->sc_sunfb.sf_width;
wdf->depth = sc->sc_sunfb.sf_depth;
wdf->cmsize = 256;
break;
case WSDISPLAYIO_LINEBYTES:
*(u_int *)data = sc->sc_sunfb.sf_linebytes;
break;
case WSDISPLAYIO_GETCMAP:
cm = (struct wsdisplay_cmap *)data;
error = cg6_bt_getcmap(&sc->sc_cmap, cm);
if (error)
return (error);
break;
case WSDISPLAYIO_PUTCMAP:
cm = (struct wsdisplay_cmap *)data;
error = cg6_bt_putcmap(&sc->sc_cmap, cm);
if (error)
return (error);
/* if we can handle interrupts, defer the update */
if (sc->sc_ih != NULL)
cgsix_loadcmap_deferred(sc, cm->index, cm->count);
else
cgsix_loadcmap_immediate(sc, cm->index, cm->count);
break;
case WSDISPLAYIO_SCURSOR:
curs = (struct wsdisplay_cursor *)data;
return (cgsix_setcursor(sc, curs));
case WSDISPLAYIO_GCURSOR:
curs = (struct wsdisplay_cursor *)data;
if (curs->which & WSDISPLAY_CURSOR_DOCUR)
curs->enable = sc->sc_curs_enabled;
if (curs->which & WSDISPLAY_CURSOR_DOPOS) {
curs->pos.x = sc->sc_curs_pos.x;
curs->pos.y = sc->sc_curs_pos.y;
}
if (curs->which & WSDISPLAY_CURSOR_DOHOT) {
curs->hot.x = sc->sc_curs_hot.x;
curs->hot.y = sc->sc_curs_hot.y;
}
if (curs->which & WSDISPLAY_CURSOR_DOCMAP) {
curs->cmap.index = 0;
curs->cmap.count = 2;
r[0] = sc->sc_curs_fg >> 16;
g[0] = sc->sc_curs_fg >> 8;
b[0] = sc->sc_curs_fg >> 0;
r[1] = sc->sc_curs_bg >> 16;
g[1] = sc->sc_curs_bg >> 8;
b[1] = sc->sc_curs_bg >> 0;
error = copyout(r, curs->cmap.red, sizeof(r));
if (error)
return (error);
error = copyout(g, curs->cmap.green, sizeof(g));
if (error)
return (error);
error = copyout(b, curs->cmap.blue, sizeof(b));
if (error)
return (error);
}
if (curs->which & WSDISPLAY_CURSOR_DOSHAPE) {
size_t l;
curs->size.x = sc->sc_curs_size.x;
curs->size.y = sc->sc_curs_size.y;
l = (sc->sc_curs_size.x * sc->sc_curs_size.y) / NBBY;
error = copyout(sc->sc_curs_image, curs->image, l);
if (error)
return (error);
error = copyout(sc->sc_curs_mask, curs->mask, l);
if (error)
return (error);
}
break;
case WSDISPLAYIO_GCURPOS:
pos = (struct wsdisplay_curpos *)data;
pos->x = sc->sc_curs_pos.x;
pos->y = sc->sc_curs_pos.y;
break;
case WSDISPLAYIO_SCURPOS:
pos = (struct wsdisplay_curpos *)data;
s = spltty();
sc->sc_curs_pos.x = pos->x;
sc->sc_curs_pos.y = pos->y;
cgsix_updatecursor(sc, WSDISPLAY_CURSOR_DOPOS);
splx(s);
break;
case WSDISPLAYIO_GCURMAX:
pos = (struct wsdisplay_curpos *)data;
pos->x = pos->y = 32;
break;
case WSDISPLAYIO_SVIDEO:
case WSDISPLAYIO_GVIDEO:
break;
default:
return -1; /* not supported */
}
return (0);
}
int
cgsix_setcursor(struct cgsix_softc *sc, struct wsdisplay_cursor *curs)
{
u_int8_t r[2], g[2], b[2], image[128], mask[128];
int s, error;
size_t imcount;
/*
* Do stuff that can generate errors first, then we'll blast it
* all at once.
*/
if (curs->which & WSDISPLAY_CURSOR_DOCMAP) {
if (curs->cmap.count < 2)
return (EINVAL);
error = copyin(curs->cmap.red, r, sizeof(r));
if (error)
return (error);
error = copyin(curs->cmap.green, g, sizeof(g));
if (error)
return (error);
error = copyin(curs->cmap.blue, b, sizeof(b));
if (error)
return (error);
}
if (curs->which & WSDISPLAY_CURSOR_DOSHAPE) {
if (curs->size.x > CG6_MAX_CURSOR ||
curs->size.y > CG6_MAX_CURSOR)
return (EINVAL);
imcount = (curs->size.x * curs->size.y) / NBBY;
error = copyin(curs->image, image, imcount);
if (error)
return (error);
error = copyin(curs->mask, mask, imcount);
if (error)
return (error);
}
/*
* Ok, everything is in kernel space and sane, update state.
*/
s = spltty();
if (curs->which & WSDISPLAY_CURSOR_DOCUR)
sc->sc_curs_enabled = curs->enable;
if (curs->which & WSDISPLAY_CURSOR_DOPOS) {
sc->sc_curs_pos.x = curs->pos.x;
sc->sc_curs_pos.y = curs->pos.y;
}
if (curs->which & WSDISPLAY_CURSOR_DOHOT) {
sc->sc_curs_hot.x = curs->hot.x;
sc->sc_curs_hot.y = curs->hot.y;
}
if (curs->which & WSDISPLAY_CURSOR_DOCMAP) {
sc->sc_curs_fg = ((r[0] << 16) | (g[0] << 8) | (b[0] << 0));
sc->sc_curs_bg = ((r[1] << 16) | (g[1] << 8) | (b[1] << 0));
}
if (curs->which & WSDISPLAY_CURSOR_DOSHAPE) {
sc->sc_curs_size.x = curs->size.x;
sc->sc_curs_size.y = curs->size.y;
bcopy(image, sc->sc_curs_image, imcount);
bcopy(mask, sc->sc_curs_mask, imcount);
}
cgsix_updatecursor(sc, curs->which);
splx(s);
return (0);
}
int
cgsix_updatecursor(struct cgsix_softc *sc, u_int which)
{
if (which & WSDISPLAY_CURSOR_DOCMAP) {
BT_WRITE(sc, BT_ADDR, BT_OV1 << 24);
BT_WRITE(sc, BT_OMAP,
((sc->sc_curs_fg & 0x00ff0000) >> 16) << 24);
BT_WRITE(sc, BT_OMAP,
((sc->sc_curs_fg & 0x0000ff00) >> 8) << 24);
BT_WRITE(sc, BT_OMAP,
((sc->sc_curs_fg & 0x000000ff) >> 0) << 24);
BT_WRITE(sc, BT_ADDR, BT_OV3 << 24);
BT_WRITE(sc, BT_OMAP,
((sc->sc_curs_bg & 0x00ff0000) >> 16) << 24);
BT_WRITE(sc, BT_OMAP,
((sc->sc_curs_bg & 0x0000ff00) >> 8) << 24);
BT_WRITE(sc, BT_OMAP,
((sc->sc_curs_bg & 0x000000ff) >> 0) << 24);
}
if (which & (WSDISPLAY_CURSOR_DOPOS | WSDISPLAY_CURSOR_DOHOT)) {
u_int32_t x, y;
x = sc->sc_curs_pos.x + CG6_MAX_CURSOR - sc->sc_curs_hot.x;
y = sc->sc_curs_pos.y + CG6_MAX_CURSOR - sc->sc_curs_hot.y;
THC_WRITE(sc, CG6_THC_CURSXY,
((x & 0xffff) << 16) | (y & 0xffff));
}
if (which & WSDISPLAY_CURSOR_DOCUR) {
u_int32_t c;
/* Enable or disable the cursor overlay planes */
if (sc->sc_curs_enabled) {
BT_WRITE(sc, BT_ADDR, BT_CR << 24);
c = BT_READ(sc, BT_CTRL);
c |= (BTCR_DISPENA_OV0 | BTCR_DISPENA_OV1) << 24;
BT_WRITE(sc, BT_CTRL, c);
} else {
BT_WRITE(sc, BT_ADDR, BT_CR << 24);
c = BT_READ(sc, BT_CTRL);
c &= ~((BTCR_DISPENA_OV0 | BTCR_DISPENA_OV1) << 24);
BT_WRITE(sc, BT_CTRL, c);
THC_WRITE(sc, CG6_THC_CURSXY, THC_CURSOFF);
}
}
return (0);
}
int
cgsix_alloc_screen(void *v, const struct wsscreen_descr *type, void **cookiep,
int *curxp, int *curyp, long *attrp)
{
struct cgsix_softc *sc = v;
if (sc->sc_nscreens > 0)
return (ENOMEM);
*cookiep = &sc->sc_sunfb.sf_ro;
*curyp = 0;
*curxp = 0;
sc->sc_sunfb.sf_ro.ri_ops.alloc_attr(&sc->sc_sunfb.sf_ro,
WSCOL_BLACK, WSCOL_WHITE, WSATTR_WSCOLORS, attrp);
sc->sc_nscreens++;
return (0);
}
void
cgsix_free_screen(void *v, void *cookie)
{
struct cgsix_softc *sc = v;
sc->sc_nscreens--;
}
int
cgsix_show_screen(void *v, void *cookie, int waitok,
void (*cb)(void *, int, int), void *cbarg)
{
return (0);
}
struct mmo {
off_t mo_uaddr;
bus_size_t mo_size;
bus_size_t mo_physoff;
};
paddr_t
cgsix_mmap(void *v, off_t off, int prot)
{
struct cgsix_softc *sc = v;
struct mmo *mo;
bus_addr_t u;
bus_size_t sz;
static struct mmo mmo[] = {
{ CG6_USER_RAM, 0, CGSIX_VID_OFFSET },
/* do not actually know how big most of these are! */
{ CG6_USER_FBC, 1, CGSIX_FBC_OFFSET },
{ CG6_USER_TEC, 1, CGSIX_TEC_OFFSET },
{ CG6_USER_BTREGS, 8192 /* XXX */, CGSIX_BT_OFFSET },
{ CG6_USER_FHC, 1, CGSIX_FHC_OFFSET },
{ CG6_USER_THC, CGSIX_THC_SIZE, CGSIX_THC_OFFSET },
{ CG6_USER_ROM, 65536, CGSIX_ROM_OFFSET },
{ CG6_USER_DHC, 1, CGSIX_DHC_OFFSET },
};
#define NMMO (sizeof mmo / sizeof *mmo)
if (off & PGOFSET || off < 0)
return (-1);
switch (sc->sc_mode) {
case WSDISPLAYIO_MODE_MAPPED:
for (mo = mmo; mo < &mmo[NMMO]; mo++) {
if (off < mo->mo_uaddr)
continue;
u = off - mo->mo_uaddr;
sz = mo->mo_size ? mo->mo_size : sc->sc_sunfb.sf_fbsize;
if (u < sz) {
return (bus_space_mmap(sc->sc_bustag,
sc->sc_paddr, u + mo->mo_physoff,
prot, BUS_SPACE_MAP_LINEAR));
}
}
break;
case WSDISPLAYIO_MODE_DUMBFB:
/* Allow mapping as a dumb framebuffer from offset 0 */
if (off >= 0 && off < sc->sc_sunfb.sf_fbsize)
return (bus_space_mmap(sc->sc_bustag, sc->sc_paddr,
off + CGSIX_VID_OFFSET, prot,
BUS_SPACE_MAP_LINEAR));
break;
}
return (-1);
}
int
cgsix_is_console(int node)
{
extern int fbnode;
return (fbnode == node);
}
int
cg6_bt_getcmap(union bt_cmap *bcm, struct wsdisplay_cmap *rcm)
{
u_int index = rcm->index, count = rcm->count, i;
int error;
if (index >= 256 || count > 256 - index)
return (EINVAL);
for (i = 0; i < count; i++) {
if ((error = copyout(&bcm->cm_map[index + i][0],
&rcm->red[i], 1)) != 0)
return (error);
if ((error = copyout(&bcm->cm_map[index + i][1],
&rcm->green[i], 1)) != 0)
return (error);
if ((error = copyout(&bcm->cm_map[index + i][2],
&rcm->blue[i], 1)) != 0)
return (error);
}
return (0);
}
int
cg6_bt_putcmap(union bt_cmap *bcm, struct wsdisplay_cmap *rcm)
{
u_int index = rcm->index, count = rcm->count, i;
int error;
if (index >= 256 || count > 256 - index)
return (EINVAL);
for (i = 0; i < count; i++) {
if ((error = copyin(&rcm->red[i],
&bcm->cm_map[index + i][0], 1)) != 0)
return (error);
if ((error = copyin(&rcm->green[i],
&bcm->cm_map[index + i][1], 1)) != 0)
return (error);
if ((error = copyin(&rcm->blue[i],
&bcm->cm_map[index + i][2], 1)) != 0)
return (error);
}
return (0);
}
void
cgsix_loadcmap_deferred(struct cgsix_softc *sc, u_int start, u_int ncolors)
{
u_int32_t thcm;
thcm = THC_READ(sc, CG6_THC_MISC);
thcm &= ~THC_MISC_RESET;
thcm |= THC_MISC_INTEN;
THC_WRITE(sc, CG6_THC_MISC, thcm);
}
void
cgsix_loadcmap_immediate(struct cgsix_softc *sc, u_int start, u_int ncolors)
{
u_int cstart;
u_int32_t v;
int count;
cstart = BT_D4M3(start);
count = BT_D4M3(start + ncolors - 1) - BT_D4M3(start) + 3;
BT_WRITE(sc, BT_ADDR, BT_D4M4(start) << 24);
while (--count >= 0) {
v = sc->sc_cmap.cm_chip[cstart];
BT_WRITE(sc, BT_CMAP, v << 0);
BT_WRITE(sc, BT_CMAP, v << 8);
BT_WRITE(sc, BT_CMAP, v << 16);
BT_WRITE(sc, BT_CMAP, v << 24);
cstart++;
}
}
void
cgsix_setcolor(void *v, u_int index, u_int8_t r, u_int8_t g, u_int8_t b)
{
struct cgsix_softc *sc = v;
union bt_cmap *bcm = &sc->sc_cmap;
bcm->cm_map[index][0] = r;
bcm->cm_map[index][1] = g;
bcm->cm_map[index][2] = b;
cgsix_loadcmap_immediate(sc, index, 1);
}
void
cgsix_reset(struct cgsix_softc *sc, u_int32_t fhcrev)
{
u_int32_t fhc;
/* hide the cursor, just in case */
THC_WRITE(sc, CG6_THC_CURSXY, THC_CURSOFF);
TEC_WRITE(sc, CG6_TEC_MV, 0);
TEC_WRITE(sc, CG6_TEC_CLIP, 0);
TEC_WRITE(sc, CG6_TEC_VDC, 0);
/* take core of hardware bugs in old revisions */
if (fhcrev < 5) {
/*
* Keep current resolution; set cpu to 68020, set test
* window (size 1Kx1K), and for rev 1, disable dest cache.
*/
fhc = FHC_READ(sc);
fhc &= FHC_RES_MASK;
fhc |= FHC_CPU_68020 | FHC_TEST |
(11 << FHC_TESTX_SHIFT) | (11 << FHC_TESTY_SHIFT);
if (fhcrev < 2)
fhc |= FHC_DST_DISABLE;
FHC_WRITE(sc, fhc);
}
/* enable cursor overlays in brooktree DAC */
BT_WRITE(sc, BT_ADDR, BT_CR << 24);
BT_WRITE(sc, BT_CTRL, BT_READ(sc, BT_CTRL) |
((BTCR_DISPENA_OV1 | BTCR_DISPENA_OV0) << 24));
}
void
cgsix_hardreset(struct cgsix_softc *sc)
{
u_int32_t fhc, rev;
/* enable all of the bit planes */
BT_WRITE(sc, BT_ADDR, BT_RMR << 24);
BT_BARRIER(sc, BT_ADDR, BUS_SPACE_BARRIER_WRITE);
BT_WRITE(sc, BT_CTRL, 0xff << 24);
BT_BARRIER(sc, BT_CTRL, BUS_SPACE_BARRIER_WRITE);
/* no bit planes should blink */
BT_WRITE(sc, BT_ADDR, BT_BMR << 24);
BT_BARRIER(sc, BT_ADDR, BUS_SPACE_BARRIER_WRITE);
BT_WRITE(sc, BT_CTRL, 0x00 << 24);
BT_BARRIER(sc, BT_CTRL, BUS_SPACE_BARRIER_WRITE);
/*
* enable the RAMDAC, disable blink, disable overlay 0 and 1,
* use 4:1 multiplexor.
*/
BT_WRITE(sc, BT_ADDR, BT_CR << 24);
BT_BARRIER(sc, BT_ADDR, BUS_SPACE_BARRIER_WRITE);
BT_WRITE(sc, BT_CTRL,
(BTCR_MPLX_4 | BTCR_RAMENA | BTCR_BLINK_6464) << 24);
BT_BARRIER(sc, BT_CTRL, BUS_SPACE_BARRIER_WRITE);
/* disable the D/A read pins */
BT_WRITE(sc, BT_ADDR, BT_CTR << 24);
BT_BARRIER(sc, BT_ADDR, BUS_SPACE_BARRIER_WRITE);
BT_WRITE(sc, BT_CTRL, 0x00 << 24);
BT_BARRIER(sc, BT_CTRL, BUS_SPACE_BARRIER_WRITE);
/* configure thc */
THC_WRITE(sc, CG6_THC_MISC, THC_MISC_RESET | THC_MISC_INTR |
THC_MISC_CYCLS);
THC_WRITE(sc, CG6_THC_MISC, THC_MISC_INTR | THC_MISC_CYCLS);
THC_WRITE(sc, CG6_THC_HSYNC1, 0x10009);
THC_WRITE(sc, CG6_THC_HSYNC2, 0x570000);
THC_WRITE(sc, CG6_THC_HSYNC3, 0x15005d);
THC_WRITE(sc, CG6_THC_VSYNC1, 0x10005);
THC_WRITE(sc, CG6_THC_VSYNC2, 0x2403a8);
THC_WRITE(sc, CG6_THC_REFRESH, 0x16b);
THC_WRITE(sc, CG6_THC_MISC, THC_MISC_RESET | THC_MISC_INTR |
THC_MISC_CYCLS);
THC_WRITE(sc, CG6_THC_MISC, THC_MISC_INTR | THC_MISC_CYCLS);
/* configure fhc (1152x900) */
fhc = FHC_READ(sc);
rev = (fhc & FHC_REV_MASK) >> FHC_REV_SHIFT;
fhc = FHC_RES_1152 | FHC_CPU_68020 | FHC_TEST;
if (rev < 1)
fhc |= FHC_FROP_DISABLE;
if (rev < 2)
fhc |= FHC_DST_DISABLE;
FHC_WRITE(sc, fhc);
}
void
cgsix_burner(void *vsc, u_int on, u_int flags)
{
struct cgsix_softc *sc = vsc;
int s;
u_int32_t thcm;
s = splhigh();
thcm = THC_READ(sc, CG6_THC_MISC);
if (on)
thcm |= THC_MISC_VIDEN | THC_MISC_SYNCEN;
else {
thcm &= ~THC_MISC_VIDEN;
if (flags & WSDISPLAY_BURN_VBLANK)
thcm &= ~THC_MISC_SYNCEN;
}
THC_WRITE(sc, CG6_THC_MISC, thcm);
splx(s);
}
int
cgsix_intr(void *vsc)
{
struct cgsix_softc *sc = vsc;
u_int32_t thcm;
thcm = THC_READ(sc, CG6_THC_MISC);
if ((thcm & (THC_MISC_INTEN | THC_MISC_INTR)) !=
(THC_MISC_INTEN | THC_MISC_INTR)) {
/* Not expecting an interrupt, it's not for us. */
return (0);
}
/* Acknowledge the interrupt and disable it. */
thcm &= ~(THC_MISC_RESET | THC_MISC_INTEN);
thcm |= THC_MISC_INTR;
THC_WRITE(sc, CG6_THC_MISC, thcm);
cgsix_loadcmap_immediate(sc, 0, 256);
return (1);
}
void
cgsix_ras_init(struct cgsix_softc *sc)
{
u_int32_t m;
CG6_DRAIN(sc);
m = FBC_READ(sc, CG6_FBC_MODE);
m &= ~FBC_MODE_MASK;
m |= FBC_MODE_VAL;
FBC_WRITE(sc, CG6_FBC_MODE, m);
}
void
cgsix_ras_copyrows(void *cookie, int src, int dst, int n)
{
struct rasops_info *ri = cookie;
struct cgsix_softc *sc = ri->ri_hw;
if (dst == src)
return;
if (src < 0) {
n += src;
src = 0;
}
if (src + n > ri->ri_rows)
n = ri->ri_rows - src;
if (dst < 0) {
n += dst;
dst = 0;
}
if (dst + n > ri->ri_rows)
n = ri->ri_rows - dst;
if (n <= 0)
return;
n *= ri->ri_font->fontheight;
src *= ri->ri_font->fontheight;
dst *= ri->ri_font->fontheight;
FBC_WRITE(sc, CG6_FBC_CLIP, 0);
FBC_WRITE(sc, CG6_FBC_S, 0);
FBC_WRITE(sc, CG6_FBC_OFFX, 0);
FBC_WRITE(sc, CG6_FBC_OFFY, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMINX, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMINY, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMAXX, ri->ri_width - 1);
FBC_WRITE(sc, CG6_FBC_CLIPMAXY, ri->ri_height - 1);
FBC_WRITE(sc, CG6_FBC_ALU, FBC_ALU_COPY);
FBC_WRITE(sc, CG6_FBC_X0, ri->ri_xorigin);
FBC_WRITE(sc, CG6_FBC_Y0, ri->ri_yorigin + src);
FBC_WRITE(sc, CG6_FBC_X1, ri->ri_xorigin + ri->ri_emuwidth - 1);
FBC_WRITE(sc, CG6_FBC_Y1, ri->ri_yorigin + src + n - 1);
FBC_WRITE(sc, CG6_FBC_X2, ri->ri_xorigin);
FBC_WRITE(sc, CG6_FBC_Y2, ri->ri_yorigin + dst);
FBC_WRITE(sc, CG6_FBC_X3, ri->ri_xorigin + ri->ri_emuwidth - 1);
FBC_WRITE(sc, CG6_FBC_Y3, ri->ri_yorigin + dst + n - 1);
CG6_BLIT_WAIT(sc);
CG6_DRAIN(sc);
}
void
cgsix_ras_copycols(void *cookie, int row, int src, int dst, int n)
{
struct rasops_info *ri = cookie;
struct cgsix_softc *sc = ri->ri_hw;
if (dst == src)
return;
if ((row < 0) || (row >= ri->ri_rows))
return;
if (src < 0) {
n += src;
src = 0;
}
if (src + n > ri->ri_cols)
n = ri->ri_cols - src;
if (dst < 0) {
n += dst;
dst = 0;
}
if (dst + n > ri->ri_cols)
n = ri->ri_cols - dst;
if (n <= 0)
return;
n *= ri->ri_font->fontwidth;
src *= ri->ri_font->fontwidth;
dst *= ri->ri_font->fontwidth;
row *= ri->ri_font->fontheight;
FBC_WRITE(sc, CG6_FBC_CLIP, 0);
FBC_WRITE(sc, CG6_FBC_S, 0);
FBC_WRITE(sc, CG6_FBC_OFFX, 0);
FBC_WRITE(sc, CG6_FBC_OFFY, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMINX, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMINY, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMAXX, ri->ri_width - 1);
FBC_WRITE(sc, CG6_FBC_CLIPMAXY, ri->ri_height - 1);
FBC_WRITE(sc, CG6_FBC_ALU, FBC_ALU_COPY);
FBC_WRITE(sc, CG6_FBC_X0, ri->ri_xorigin + src);
FBC_WRITE(sc, CG6_FBC_Y0, ri->ri_yorigin + row);
FBC_WRITE(sc, CG6_FBC_X1, ri->ri_xorigin + src + n - 1);
FBC_WRITE(sc, CG6_FBC_Y1,
ri->ri_yorigin + row + ri->ri_font->fontheight - 1);
FBC_WRITE(sc, CG6_FBC_X2, ri->ri_xorigin + dst);
FBC_WRITE(sc, CG6_FBC_Y2, ri->ri_yorigin + row);
FBC_WRITE(sc, CG6_FBC_X3, ri->ri_xorigin + dst + n - 1);
FBC_WRITE(sc, CG6_FBC_Y3,
ri->ri_yorigin + row + ri->ri_font->fontheight - 1);
CG6_BLIT_WAIT(sc);
CG6_DRAIN(sc);
}
void
cgsix_ras_erasecols(void *cookie, int row, int col, int n, long int attr)
{
struct rasops_info *ri = cookie;
struct cgsix_softc *sc = ri->ri_hw;
if ((row < 0) || (row >= ri->ri_rows))
return;
if (col < 0) {
n += col;
col = 0;
}
if (col + n > ri->ri_cols)
n = ri->ri_cols - col;
if (n <= 0)
return;
n *= ri->ri_font->fontwidth;
col *= ri->ri_font->fontwidth;
row *= ri->ri_font->fontheight;
FBC_WRITE(sc, CG6_FBC_CLIP, 0);
FBC_WRITE(sc, CG6_FBC_S, 0);
FBC_WRITE(sc, CG6_FBC_OFFX, 0);
FBC_WRITE(sc, CG6_FBC_OFFY, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMINX, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMINY, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMAXX, ri->ri_width - 1);
FBC_WRITE(sc, CG6_FBC_CLIPMAXY, ri->ri_height - 1);
FBC_WRITE(sc, CG6_FBC_ALU, FBC_ALU_FILL);
FBC_WRITE(sc, CG6_FBC_FG, ri->ri_devcmap[(attr >> 16) & 0xf]);
FBC_WRITE(sc, CG6_FBC_ARECTY, ri->ri_yorigin + row);
FBC_WRITE(sc, CG6_FBC_ARECTX, ri->ri_xorigin + col);
FBC_WRITE(sc, CG6_FBC_ARECTY,
ri->ri_yorigin + row + ri->ri_font->fontheight - 1);
FBC_WRITE(sc, CG6_FBC_ARECTX, ri->ri_xorigin + col + n - 1);
CG6_DRAW_WAIT(sc);
CG6_DRAIN(sc);
}
void
cgsix_ras_eraserows(void *cookie, int row, int n, long int attr)
{
struct rasops_info *ri = cookie;
struct cgsix_softc *sc = ri->ri_hw;
if (row < 0) {
n += row;
row = 0;
}
if (row + n > ri->ri_rows)
n = ri->ri_rows - row;
if (n <= 0)
return;
FBC_WRITE(sc, CG6_FBC_CLIP, 0);
FBC_WRITE(sc, CG6_FBC_S, 0);
FBC_WRITE(sc, CG6_FBC_OFFX, 0);
FBC_WRITE(sc, CG6_FBC_OFFY, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMINX, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMINY, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMAXX, ri->ri_width - 1);
FBC_WRITE(sc, CG6_FBC_CLIPMAXY, ri->ri_height - 1);
FBC_WRITE(sc, CG6_FBC_ALU, FBC_ALU_FILL);
FBC_WRITE(sc, CG6_FBC_FG, ri->ri_devcmap[(attr >> 16) & 0xf]);
if ((n == ri->ri_rows) && (ri->ri_flg & RI_FULLCLEAR)) {
FBC_WRITE(sc, CG6_FBC_ARECTY, 0);
FBC_WRITE(sc, CG6_FBC_ARECTX, 0);
FBC_WRITE(sc, CG6_FBC_ARECTY, ri->ri_height - 1);
FBC_WRITE(sc, CG6_FBC_ARECTX, ri->ri_width - 1);
} else {
row *= ri->ri_font->fontheight;
FBC_WRITE(sc, CG6_FBC_ARECTY, ri->ri_yorigin + row);
FBC_WRITE(sc, CG6_FBC_ARECTX, ri->ri_xorigin);
FBC_WRITE(sc, CG6_FBC_ARECTY,
ri->ri_yorigin + row + (n * ri->ri_font->fontheight) - 1);
FBC_WRITE(sc, CG6_FBC_ARECTX,
ri->ri_xorigin + ri->ri_emuwidth - 1);
}
CG6_DRAW_WAIT(sc);
CG6_DRAIN(sc);
}
void
cgsix_ras_do_cursor(struct rasops_info *ri)
{
struct cgsix_softc *sc = ri->ri_hw;
int row, col;
row = ri->ri_crow * ri->ri_font->fontheight;
col = ri->ri_ccol * ri->ri_font->fontwidth;
FBC_WRITE(sc, CG6_FBC_CLIP, 0);
FBC_WRITE(sc, CG6_FBC_S, 0);
FBC_WRITE(sc, CG6_FBC_OFFX, 0);
FBC_WRITE(sc, CG6_FBC_OFFY, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMINX, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMINY, 0);
FBC_WRITE(sc, CG6_FBC_CLIPMAXX, ri->ri_width - 1);
FBC_WRITE(sc, CG6_FBC_CLIPMAXY, ri->ri_height - 1);
FBC_WRITE(sc, CG6_FBC_ALU, FBC_ALU_FLIP);
FBC_WRITE(sc, CG6_FBC_ARECTY, ri->ri_yorigin + row);
FBC_WRITE(sc, CG6_FBC_ARECTX, ri->ri_xorigin + col);
FBC_WRITE(sc, CG6_FBC_ARECTY,
ri->ri_yorigin + row + ri->ri_font->fontheight - 1);
FBC_WRITE(sc, CG6_FBC_ARECTX,
ri->ri_xorigin + col + ri->ri_font->fontwidth - 1);
CG6_DRAW_WAIT(sc);
CG6_DRAIN(sc);
}
|