1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
|
/* $OpenBSD: if_bwfm_sdio.c,v 1.15 2018/05/23 11:32:14 patrick Exp $ */
/*
* Copyright (c) 2010-2016 Broadcom Corporation
* Copyright (c) 2016,2017 Patrick Wildt <patrick@blueri.se>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include "bpfilter.h"
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/buf.h>
#include <sys/kernel.h>
#include <sys/malloc.h>
#include <sys/device.h>
#include <sys/queue.h>
#include <sys/socket.h>
#if NBPFILTER > 0
#include <net/bpf.h>
#endif
#include <net/if.h>
#include <net/if_dl.h>
#include <net/if_media.h>
#include <netinet/in.h>
#include <netinet/if_ether.h>
#include <net80211/ieee80211_var.h>
#include <dev/sdmmc/sdmmcvar.h>
#include <dev/ic/bwfmvar.h>
#include <dev/ic/bwfmreg.h>
#include <dev/sdmmc/if_bwfm_sdio.h>
#define BWFM_SDIO_CCCR_BRCM_CARDCAP 0xf0
#define BWFM_SDIO_CCCR_BRCM_CARDCAP_CMD14_SUPPORT 0x02
#define BWFM_SDIO_CCCR_BRCM_CARDCAP_CMD14_EXT 0x04
#define BWFM_SDIO_CCCR_BRCM_CARDCAP_CMD_NODEC 0x08
#define BWFM_SDIO_CCCR_BRCM_CARDCTRL 0xf1
#define BWFM_SDIO_CCCR_BRCM_CARDCTRL_WLANRESET 0x02
#define BWFM_SDIO_CCCR_BRCM_SEPINT 0xf2
/* #define BWFM_DEBUG */
#ifdef BWFM_DEBUG
#define DPRINTF(x) do { if (bwfm_debug > 0) printf x; } while (0)
#define DPRINTFN(n, x) do { if (bwfm_debug >= (n)) printf x; } while (0)
static int bwfm_debug = 1;
#else
#define DPRINTF(x) do { ; } while (0)
#define DPRINTFN(n, x) do { ; } while (0)
#endif
#undef DEVNAME
#define DEVNAME(sc) ((sc)->sc_sc.sc_dev.dv_xname)
enum bwfm_sdio_clkstate {
CLK_NONE,
CLK_SDONLY,
CLK_PENDING,
CLK_AVAIL,
};
struct bwfm_sdio_softc {
struct bwfm_softc sc_sc;
struct sdmmc_function **sc_sf;
struct rwlock *sc_lock;
void *sc_ih;
int sc_initialized;
uint32_t sc_bar0;
int sc_clkstate;
int sc_alp_only;
int sc_sr_enabled;
uint32_t sc_console_addr;
char *sc_console_buf;
size_t sc_console_buf_size;
uint32_t sc_console_readidx;
struct bwfm_core *sc_cc;
uint8_t sc_tx_seq;
uint8_t sc_tx_max_seq;
char *sc_rxdata_buf;
struct mbuf_queue sc_txdata_queue;
struct task sc_task;
};
int bwfm_sdio_match(struct device *, void *, void *);
void bwfm_sdio_attach(struct device *, struct device *, void *);
int bwfm_sdio_preinit(struct bwfm_softc *);
int bwfm_sdio_detach(struct device *, int);
int bwfm_sdio_intr(void *);
void bwfm_sdio_task(void *);
int bwfm_sdio_load_microcode(struct bwfm_sdio_softc *,
u_char *, size_t, u_char *, size_t);
void bwfm_sdio_clkctl(struct bwfm_sdio_softc *,
enum bwfm_sdio_clkstate, int);
void bwfm_sdio_htclk(struct bwfm_sdio_softc *, int, int);
void bwfm_sdio_readshared(struct bwfm_sdio_softc *);
void bwfm_sdio_backplane(struct bwfm_sdio_softc *, uint32_t);
uint8_t bwfm_sdio_read_1(struct bwfm_sdio_softc *, uint32_t);
uint32_t bwfm_sdio_read_4(struct bwfm_sdio_softc *, uint32_t);
void bwfm_sdio_write_1(struct bwfm_sdio_softc *, uint32_t,
uint8_t);
void bwfm_sdio_write_4(struct bwfm_sdio_softc *, uint32_t,
uint32_t);
int bwfm_sdio_buf_read(struct bwfm_sdio_softc *,
struct sdmmc_function *, uint32_t, char *, size_t);
int bwfm_sdio_buf_write(struct bwfm_sdio_softc *,
struct sdmmc_function *, uint32_t, char *, size_t);
uint32_t bwfm_sdio_ram_read_write(struct bwfm_sdio_softc *,
uint32_t, char *, size_t, int);
uint32_t bwfm_sdio_frame_read_write(struct bwfm_sdio_softc *,
char *, size_t, int);
uint32_t bwfm_sdio_dev_read(struct bwfm_sdio_softc *, uint32_t);
void bwfm_sdio_dev_write(struct bwfm_sdio_softc *, uint32_t,
uint32_t);
uint32_t bwfm_sdio_buscore_read(struct bwfm_softc *, uint32_t);
void bwfm_sdio_buscore_write(struct bwfm_softc *, uint32_t,
uint32_t);
int bwfm_sdio_buscore_prepare(struct bwfm_softc *);
void bwfm_sdio_buscore_activate(struct bwfm_softc *, uint32_t);
struct mbuf * bwfm_sdio_newbuf(void);
int bwfm_sdio_tx_ok(struct bwfm_sdio_softc *);
void bwfm_sdio_tx_ctrlframe(struct bwfm_sdio_softc *);
void bwfm_sdio_tx_dataframe(struct bwfm_sdio_softc *);
void bwfm_sdio_rx_frames(struct bwfm_sdio_softc *);
void bwfm_sdio_rx_glom(struct bwfm_sdio_softc *, uint16_t *, int,
uint16_t *);
int bwfm_sdio_txcheck(struct bwfm_softc *);
int bwfm_sdio_txdata(struct bwfm_softc *, struct mbuf *);
int bwfm_sdio_txctl(struct bwfm_softc *);
#ifdef BWFM_DEBUG
void bwfm_sdio_debug_console(struct bwfm_sdio_softc *);
#endif
struct bwfm_bus_ops bwfm_sdio_bus_ops = {
.bs_preinit = bwfm_sdio_preinit,
.bs_stop = NULL,
.bs_txcheck = bwfm_sdio_txcheck,
.bs_txdata = bwfm_sdio_txdata,
.bs_txctl = bwfm_sdio_txctl,
};
struct bwfm_buscore_ops bwfm_sdio_buscore_ops = {
.bc_read = bwfm_sdio_buscore_read,
.bc_write = bwfm_sdio_buscore_write,
.bc_prepare = bwfm_sdio_buscore_prepare,
.bc_reset = NULL,
.bc_setup = NULL,
.bc_activate = bwfm_sdio_buscore_activate,
};
struct cfattach bwfm_sdio_ca = {
sizeof(struct bwfm_sdio_softc),
bwfm_sdio_match,
bwfm_sdio_attach,
bwfm_sdio_detach,
};
int
bwfm_sdio_match(struct device *parent, void *match, void *aux)
{
struct sdmmc_attach_args *saa = aux;
struct sdmmc_function *sf = saa->sf;
struct sdmmc_cis *cis;
/* Not SDIO. */
if (sf == NULL)
return 0;
/* Look for Broadcom. */
cis = &sf->sc->sc_fn0->cis;
if (cis->manufacturer != 0x02d0)
return 0;
/* Look for supported chips. */
switch (cis->product) {
case 0x4324:
case 0x4330:
case 0x4334:
case 0x4329:
case 0x4335:
case 0x4339:
case 0x4345:
case 0x4354:
case 0x4356:
case 0xa887:
case 0xa94c:
case 0xa94d:
case 0xa962:
case 0xa9a6:
break;
default:
return 0;
}
/* We need both functions, but ... */
if (sf->sc->sc_function_count <= 1)
return 0;
/* ... only attach for one. */
if (sf->number != 1)
return 0;
return 1;
}
void
bwfm_sdio_attach(struct device *parent, struct device *self, void *aux)
{
struct bwfm_sdio_softc *sc = (struct bwfm_sdio_softc *)self;
struct sdmmc_attach_args *saa = aux;
struct sdmmc_function *sf = saa->sf;
struct bwfm_core *core;
uint32_t reg;
printf("\n");
task_set(&sc->sc_task, bwfm_sdio_task, sc);
mq_init(&sc->sc_txdata_queue, 16, IPL_SOFTNET);
sc->sc_rxdata_buf = malloc(64 * 1024 + sizeof(struct bwfm_sdio_hwhdr) +
sizeof(struct bwfm_sdio_swhdr), M_DEVBUF, M_WAITOK);
sc->sc_tx_seq = 0xff;
rw_assert_wrlock(&sf->sc->sc_lock);
sc->sc_lock = &sf->sc->sc_lock;
sc->sc_sf = mallocarray(sf->sc->sc_function_count + 1,
sizeof(struct sdmmc_function *), M_DEVBUF, M_WAITOK);
/* Copy all function pointers. */
SIMPLEQ_FOREACH(sf, &saa->sf->sc->sf_head, sf_list) {
sc->sc_sf[sf->number] = sf;
}
sf = saa->sf;
sdmmc_io_set_blocklen(sc->sc_sf[1], 64);
sdmmc_io_set_blocklen(sc->sc_sf[2], 512);
/* Enable Function 1. */
if (sdmmc_io_function_enable(sc->sc_sf[1]) != 0) {
printf("%s: cannot enable function 1\n", DEVNAME(sc));
goto err;
}
DPRINTF(("%s: F1 signature read @0x18000000=%x\n", DEVNAME(sc),
bwfm_sdio_read_4(sc, 0x18000000)));
/* Force PLL off */
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR,
BWFM_SDIO_FUNC1_CHIPCLKCSR_FORCE_HW_CLKREQ_OFF |
BWFM_SDIO_FUNC1_CHIPCLKCSR_ALP_AVAIL_REQ);
sc->sc_sc.sc_buscore_ops = &bwfm_sdio_buscore_ops;
if (bwfm_chip_attach(&sc->sc_sc) != 0) {
printf("%s: cannot attach chip\n", DEVNAME(sc));
goto err;
}
sc->sc_cc = bwfm_chip_get_core(&sc->sc_sc, BWFM_AGENT_CORE_CHIPCOMMON);
if (sc->sc_cc == NULL) {
printf("%s: cannot find chipcommon core\n", DEVNAME(sc));
goto err;
}
core = bwfm_chip_get_core(&sc->sc_sc, BWFM_AGENT_CORE_SDIO_DEV);
if (core->co_rev >= 12) {
reg = bwfm_sdio_read_1(sc, BWFM_SDIO_FUNC1_SLEEPCSR);
if (!(reg & BWFM_SDIO_FUNC1_SLEEPCSR_KSO)) {
reg |= BWFM_SDIO_FUNC1_SLEEPCSR_KSO;
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_SLEEPCSR, reg);
}
}
/* TODO: drive strength */
bwfm_sdio_write_1(sc, BWFM_SDIO_CCCR_BRCM_CARDCTRL,
bwfm_sdio_read_1(sc, BWFM_SDIO_CCCR_BRCM_CARDCTRL) |
BWFM_SDIO_CCCR_BRCM_CARDCTRL_WLANRESET);
core = bwfm_chip_get_pmu(&sc->sc_sc);
bwfm_sdio_write_4(sc, core->co_base + BWFM_CHIP_REG_PMUCONTROL,
bwfm_sdio_read_4(sc, core->co_base + BWFM_CHIP_REG_PMUCONTROL) |
(BWFM_CHIP_REG_PMUCONTROL_RES_RELOAD <<
BWFM_CHIP_REG_PMUCONTROL_RES_SHIFT));
sdmmc_io_function_disable(sc->sc_sf[2]);
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR, 0);
sc->sc_clkstate = CLK_SDONLY;
sc->sc_sc.sc_bus_ops = &bwfm_sdio_bus_ops;
sc->sc_sc.sc_proto_ops = &bwfm_proto_bcdc_ops;
bwfm_attach(&sc->sc_sc);
config_mountroot(self, bwfm_attachhook);
return;
err:
free(sc->sc_sf, M_DEVBUF, 0);
}
int
bwfm_sdio_preinit(struct bwfm_softc *bwfm)
{
struct bwfm_sdio_softc *sc = (void *)bwfm;
const char *name = NULL;
const char *nvname = NULL;
uint32_t clk, reg;
u_char *ucode, *nvram;
size_t size, nvlen;
if (sc->sc_initialized)
return 0;
rw_enter_write(sc->sc_lock);
switch (bwfm->sc_chip.ch_chip)
{
case BRCM_CC_4330_CHIP_ID:
name = "brcmfmac4330-sdio.bin";
nvname = "brcmfmac4330-sdio.nvram";
break;
case BRCM_CC_4334_CHIP_ID:
name = "brcmfmac4334-sdio.bin";
nvname = "brcmfmac4334-sdio.nvram";
break;
case BRCM_CC_43340_CHIP_ID:
name = "brcmfmac43340-sdio.bin";
nvname = "brcmfmac43340-sdio.nvram";
break;
default:
printf("%s: unknown firmware for chip %s\n",
DEVNAME(sc), bwfm->sc_chip.ch_name);
return 1;
}
if (loadfirmware(name, &ucode, &size) != 0) {
printf("%s: failed loadfirmware of file %s\n",
DEVNAME(sc), name);
return 1;
}
if (loadfirmware(nvname, &nvram, &nvlen) != 0) {
printf("%s: failed loadfirmware of file %s\n",
DEVNAME(sc), nvname);
free(ucode, M_DEVBUF, size);
return 1;
}
sc->sc_alp_only = 1;
if (bwfm_sdio_load_microcode(sc, ucode, size,
nvram, nvlen) != 0) {
printf("%s: could not load microcode\n",
DEVNAME(sc));
free(ucode, M_DEVBUF, size);
free(nvram, M_DEVBUF, nvlen);
return 1;
}
sc->sc_alp_only = 0;
free(ucode, M_DEVBUF, size);
free(nvram, M_DEVBUF, nvlen);
bwfm_sdio_clkctl(sc, CLK_AVAIL, 0);
if (sc->sc_clkstate != CLK_AVAIL)
return 1;
clk = bwfm_sdio_read_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR);
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR,
clk | BWFM_SDIO_FUNC1_CHIPCLKCSR_FORCE_HT);
bwfm_sdio_dev_write(sc, SDPCMD_TOSBMAILBOXDATA,
SDPCM_PROT_VERSION << SDPCM_PROT_VERSION_SHIFT);
if (sdmmc_io_function_enable(sc->sc_sf[2]) != 0) {
printf("%s: cannot enable function 2\n", DEVNAME(sc));
return 1;
}
bwfm_sdio_dev_write(sc, SDPCMD_HOSTINTMASK,
SDPCMD_INTSTATUS_HMB_SW_MASK|SDPCMD_INTSTATUS_CHIPACTIVE);
bwfm_sdio_write_1(sc, BWFM_SDIO_WATERMARK, 8);
if (bwfm_chip_sr_capable(bwfm)) {
reg = bwfm_sdio_read_1(sc, BWFM_SDIO_FUNC1_WAKEUPCTRL);
reg |= BWFM_SDIO_FUNC1_WAKEUPCTRL_HTWAIT;
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_WAKEUPCTRL, reg);
bwfm_sdio_write_1(sc, BWFM_SDIO_CCCR_CARDCAP,
BWFM_SDIO_CCCR_CARDCAP_CMD14_SUPPORT |
BWFM_SDIO_CCCR_CARDCAP_CMD14_EXT);
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR,
BWFM_SDIO_FUNC1_CHIPCLKCSR_FORCE_HT);
sc->sc_sr_enabled = 1;
} else {
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR, clk);
}
sc->sc_ih = sdmmc_intr_establish(bwfm->sc_dev.dv_parent,
bwfm_sdio_intr, sc, DEVNAME(sc));
if (sc->sc_ih == NULL) {
printf("%s: can't establish interrupt\n", DEVNAME(sc));
bwfm_sdio_clkctl(sc, CLK_NONE, 0);
return 1;
}
sdmmc_intr_enable(sc->sc_sf[1]);
rw_exit(sc->sc_lock);
sc->sc_initialized = 1;
return 0;
}
int
bwfm_sdio_load_microcode(struct bwfm_sdio_softc *sc, u_char *ucode, size_t size,
u_char *nvram, size_t nvlen)
{
struct bwfm_softc *bwfm = (void *)sc;
char *verify = NULL;
int err = 0;
bwfm_sdio_clkctl(sc, CLK_AVAIL, 0);
/* Upload firmware */
err = bwfm_sdio_ram_read_write(sc, bwfm->sc_chip.ch_rambase,
ucode, size, 1);
if (err)
goto out;
/* Verify firmware */
verify = malloc(size, M_TEMP, M_WAITOK | M_ZERO);
err = bwfm_sdio_ram_read_write(sc, bwfm->sc_chip.ch_rambase,
verify, size, 0);
if (err || memcmp(verify, ucode, size)) {
printf("%s: firmware verification failed\n",
DEVNAME(sc));
free(verify, M_TEMP, size);
goto out;
}
free(verify, M_TEMP, size);
/* Upload nvram */
err = bwfm_sdio_ram_read_write(sc, bwfm->sc_chip.ch_rambase +
bwfm->sc_chip.ch_ramsize - nvlen, nvram, nvlen, 1);
if (err)
goto out;
/* Verify nvram */
verify = malloc(nvlen, M_TEMP, M_WAITOK | M_ZERO);
err = bwfm_sdio_ram_read_write(sc, bwfm->sc_chip.ch_rambase +
bwfm->sc_chip.ch_ramsize - nvlen, verify, nvlen, 0);
if (err || memcmp(verify, nvram, nvlen)) {
printf("%s: nvram verification failed\n",
DEVNAME(sc));
free(verify, M_TEMP, nvlen);
goto out;
}
free(verify, M_TEMP, nvlen);
/* Load reset vector from firmware and kickstart core. */
bwfm_chip_set_active(bwfm, *(uint32_t *)ucode);
out:
bwfm_sdio_clkctl(sc, CLK_SDONLY, 0);
return err;
}
void
bwfm_sdio_clkctl(struct bwfm_sdio_softc *sc, enum bwfm_sdio_clkstate newstate,
int pendok)
{
enum bwfm_sdio_clkstate oldstate;
oldstate = sc->sc_clkstate;
if (sc->sc_clkstate == newstate)
return;
switch (newstate) {
case CLK_AVAIL:
if (sc->sc_clkstate == CLK_NONE)
sc->sc_clkstate = CLK_SDONLY;
bwfm_sdio_htclk(sc, 1, pendok);
break;
case CLK_SDONLY:
if (sc->sc_clkstate == CLK_NONE)
sc->sc_clkstate = CLK_SDONLY;
else if (sc->sc_clkstate == CLK_AVAIL)
bwfm_sdio_htclk(sc, 0, 0);
else
printf("%s: request for %d -> %d\n",
DEVNAME(sc), sc->sc_clkstate, newstate);
break;
case CLK_NONE:
if (sc->sc_clkstate == CLK_AVAIL)
bwfm_sdio_htclk(sc, 0, 0);
sc->sc_clkstate = CLK_NONE;
break;
default:
break;
}
DPRINTF(("%s: %d -> %d = %d\n", DEVNAME(sc), oldstate, newstate,
sc->sc_clkstate));
}
void
bwfm_sdio_htclk(struct bwfm_sdio_softc *sc, int on, int pendok)
{
uint32_t clkctl, devctl, req;
int i;
if (sc->sc_sr_enabled) {
if (on)
sc->sc_clkstate = CLK_AVAIL;
else
sc->sc_clkstate = CLK_SDONLY;
return;
}
if (on) {
if (sc->sc_alp_only)
req = BWFM_SDIO_FUNC1_CHIPCLKCSR_ALP_AVAIL_REQ;
else
req = BWFM_SDIO_FUNC1_CHIPCLKCSR_HT_AVAIL_REQ;
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR, req);
clkctl = bwfm_sdio_read_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR);
if (!BWFM_SDIO_FUNC1_CHIPCLKCSR_CLKAV(clkctl, sc->sc_alp_only)
&& pendok) {
devctl = bwfm_sdio_read_1(sc, BWFM_SDIO_DEVICE_CTL);
devctl |= BWFM_SDIO_DEVICE_CTL_CA_INT_ONLY;
bwfm_sdio_write_1(sc, BWFM_SDIO_DEVICE_CTL, devctl);
sc->sc_clkstate = CLK_PENDING;
return;
} else if (sc->sc_clkstate == CLK_PENDING) {
devctl = bwfm_sdio_read_1(sc, BWFM_SDIO_DEVICE_CTL);
devctl &= ~BWFM_SDIO_DEVICE_CTL_CA_INT_ONLY;
bwfm_sdio_write_1(sc, BWFM_SDIO_DEVICE_CTL, devctl);
}
for (i = 0; i < 1000; i++) {
if (BWFM_SDIO_FUNC1_CHIPCLKCSR_CLKAV(clkctl,
sc->sc_alp_only))
break;
clkctl = bwfm_sdio_read_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR);
delay(1000);
}
if (!BWFM_SDIO_FUNC1_CHIPCLKCSR_CLKAV(clkctl, sc->sc_alp_only)) {
printf("%s: HT avail timeout\n", DEVNAME(sc));
return;
}
sc->sc_clkstate = CLK_AVAIL;
} else {
if (sc->sc_clkstate == CLK_PENDING) {
devctl = bwfm_sdio_read_1(sc, BWFM_SDIO_DEVICE_CTL);
devctl &= ~BWFM_SDIO_DEVICE_CTL_CA_INT_ONLY;
bwfm_sdio_write_1(sc, BWFM_SDIO_DEVICE_CTL, devctl);
}
sc->sc_clkstate = CLK_SDONLY;
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR, 0);
}
}
void
bwfm_sdio_readshared(struct bwfm_sdio_softc *sc)
{
struct bwfm_softc *bwfm = (void *)sc;
struct bwfm_sdio_sdpcm sdpcm;
uint32_t addr, shaddr;
int err;
shaddr = bwfm->sc_chip.ch_rambase + bwfm->sc_chip.ch_ramsize - 4;
if (!bwfm->sc_chip.ch_rambase && bwfm_chip_sr_capable(bwfm))
shaddr -= bwfm->sc_chip.ch_srsize;
err = bwfm_sdio_ram_read_write(sc, shaddr, (char *)&addr,
sizeof(addr), 0);
if (err)
return;
addr = letoh32(addr);
if (addr == 0 || ((~addr >> 16) & 0xffff) == (addr & 0xffff))
return;
err = bwfm_sdio_ram_read_write(sc, addr, (char *)&sdpcm,
sizeof(sdpcm), 0);
if (err)
return;
sc->sc_console_addr = letoh32(sdpcm.console_addr);
}
int
bwfm_sdio_intr(void *v)
{
struct bwfm_sdio_softc *sc = (void *)v;
task_add(systq, &sc->sc_task);
return 1;
}
void
bwfm_sdio_task(void *v)
{
struct bwfm_sdio_softc *sc = (void *)v;
uint32_t clkctl, devctl, intstat, hostint;
rw_enter_write(sc->sc_lock);
if (!sc->sc_sr_enabled && sc->sc_clkstate == CLK_PENDING) {
clkctl = bwfm_sdio_read_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR);
if (BWFM_SDIO_FUNC1_CHIPCLKCSR_HTAV(clkctl)) {
devctl = bwfm_sdio_read_1(sc, BWFM_SDIO_DEVICE_CTL);
devctl &= ~BWFM_SDIO_DEVICE_CTL_CA_INT_ONLY;
bwfm_sdio_write_1(sc, BWFM_SDIO_DEVICE_CTL, devctl);
sc->sc_clkstate = CLK_AVAIL;
}
}
intstat = bwfm_sdio_dev_read(sc, BWFM_SDPCMD_INTSTATUS);
intstat &= (SDPCMD_INTSTATUS_HMB_SW_MASK|SDPCMD_INTSTATUS_CHIPACTIVE);
/* XXX fc state */
if (intstat)
bwfm_sdio_dev_write(sc, BWFM_SDPCMD_INTSTATUS, intstat);
if (intstat & SDPCMD_INTSTATUS_HMB_HOST_INT) {
hostint = bwfm_sdio_dev_read(sc, SDPCMD_TOHOSTMAILBOXDATA);
bwfm_sdio_dev_write(sc, SDPCMD_TOSBMAILBOX,
SDPCMD_TOSBMAILBOX_INT_ACK);
if (hostint & SDPCMD_TOHOSTMAILBOXDATA_NAKHANDLED)
intstat |= SDPCMD_INTSTATUS_HMB_FRAME_IND;
if (hostint & SDPCMD_TOHOSTMAILBOXDATA_DEVREADY ||
hostint & SDPCMD_TOHOSTMAILBOXDATA_FWREADY)
bwfm_sdio_readshared(sc);
}
/* FIXME: Might stall if we don't when not set. */
if (1 || intstat & SDPCMD_INTSTATUS_HMB_FRAME_IND) {
bwfm_sdio_rx_frames(sc);
}
if (!TAILQ_EMPTY(&sc->sc_sc.sc_bcdc_txctlq)) {
bwfm_sdio_tx_ctrlframe(sc);
}
if (!mq_empty(&sc->sc_txdata_queue)) {
bwfm_sdio_tx_dataframe(sc);
}
#ifdef BWFM_DEBUG
bwfm_sdio_debug_console(sc);
#endif
rw_exit(sc->sc_lock);
}
int
bwfm_sdio_detach(struct device *self, int flags)
{
struct bwfm_sdio_softc *sc = (struct bwfm_sdio_softc *)self;
bwfm_detach(&sc->sc_sc, flags);
free(sc->sc_sf, M_DEVBUF, 0);
return 0;
}
void
bwfm_sdio_backplane(struct bwfm_sdio_softc *sc, uint32_t bar0)
{
if (sc->sc_bar0 == bar0)
return;
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_SBADDRLOW,
(bar0 >> 8) & 0x80);
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_SBADDRMID,
(bar0 >> 16) & 0xff);
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_SBADDRHIGH,
(bar0 >> 24) & 0xff);
sc->sc_bar0 = bar0;
}
uint8_t
bwfm_sdio_read_1(struct bwfm_sdio_softc *sc, uint32_t addr)
{
struct sdmmc_function *sf;
uint8_t rv;
/*
* figure out how to read the register based on address range
* 0x00 ~ 0x7FF: function 0 CCCR and FBR
* 0x10000 ~ 0x1FFFF: function 1 miscellaneous registers
* The rest: function 1 silicon backplane core registers
*/
if ((addr & ~0x7ff) == 0)
sf = sc->sc_sf[0];
else
sf = sc->sc_sf[1];
rv = sdmmc_io_read_1(sf, addr);
return rv;
}
uint32_t
bwfm_sdio_read_4(struct bwfm_sdio_softc *sc, uint32_t addr)
{
struct sdmmc_function *sf;
uint32_t bar0 = addr & ~BWFM_SDIO_SB_OFT_ADDR_MASK;
uint32_t rv;
bwfm_sdio_backplane(sc, bar0);
addr &= BWFM_SDIO_SB_OFT_ADDR_MASK;
addr |= BWFM_SDIO_SB_ACCESS_2_4B_FLAG;
/*
* figure out how to read the register based on address range
* 0x00 ~ 0x7FF: function 0 CCCR and FBR
* 0x10000 ~ 0x1FFFF: function 1 miscellaneous registers
* The rest: function 1 silicon backplane core registers
*/
if ((addr & ~0x7ff) == 0)
sf = sc->sc_sf[0];
else
sf = sc->sc_sf[1];
rv = sdmmc_io_read_4(sf, addr);
return rv;
}
void
bwfm_sdio_write_1(struct bwfm_sdio_softc *sc, uint32_t addr, uint8_t data)
{
struct sdmmc_function *sf;
/*
* figure out how to read the register based on address range
* 0x00 ~ 0x7FF: function 0 CCCR and FBR
* 0x10000 ~ 0x1FFFF: function 1 miscellaneous registers
* The rest: function 1 silicon backplane core registers
*/
if ((addr & ~0x7ff) == 0)
sf = sc->sc_sf[0];
else
sf = sc->sc_sf[1];
sdmmc_io_write_1(sf, addr, data);
}
void
bwfm_sdio_write_4(struct bwfm_sdio_softc *sc, uint32_t addr, uint32_t data)
{
struct sdmmc_function *sf;
uint32_t bar0 = addr & ~BWFM_SDIO_SB_OFT_ADDR_MASK;
bwfm_sdio_backplane(sc, bar0);
addr &= BWFM_SDIO_SB_OFT_ADDR_MASK;
addr |= BWFM_SDIO_SB_ACCESS_2_4B_FLAG;
/*
* figure out how to read the register based on address range
* 0x00 ~ 0x7FF: function 0 CCCR and FBR
* 0x10000 ~ 0x1FFFF: function 1 miscellaneous registers
* The rest: function 1 silicon backplane core registers
*/
if ((addr & ~0x7ff) == 0)
sf = sc->sc_sf[0];
else
sf = sc->sc_sf[1];
sdmmc_io_write_4(sf, addr, data);
}
int
bwfm_sdio_buf_read(struct bwfm_sdio_softc *sc, struct sdmmc_function *sf,
uint32_t reg, char *data, size_t size)
{
int err;
if (sf == sc->sc_sf[1])
err = sdmmc_io_read_region_1(sf, reg, data, size);
else
err = sdmmc_io_read_multi_1(sf, reg, data, size);
if (err)
printf("%s: error %d\n", __func__, err);
return err;
}
int
bwfm_sdio_buf_write(struct bwfm_sdio_softc *sc, struct sdmmc_function *sf,
uint32_t reg, char *data, size_t size)
{
int err;
err = sdmmc_io_write_region_1(sf, reg, data, size);
if (err)
printf("%s: error %d\n", __func__, err);
return err;
}
uint32_t
bwfm_sdio_ram_read_write(struct bwfm_sdio_softc *sc, uint32_t reg,
char *data, size_t left, int write)
{
uint32_t sbaddr, sdaddr, off;
size_t size;
int err;
err = off = 0;
while (left > 0) {
sbaddr = reg + off;
bwfm_sdio_backplane(sc, sbaddr);
sdaddr = (reg + off) & BWFM_SDIO_SB_OFT_ADDR_MASK;
size = min(left, (BWFM_SDIO_SB_OFT_ADDR_PAGE - sdaddr));
sdaddr |= BWFM_SDIO_SB_ACCESS_2_4B_FLAG;
if (write)
err = bwfm_sdio_buf_write(sc, sc->sc_sf[1], sdaddr,
data+off, size);
else
err = bwfm_sdio_buf_read(sc, sc->sc_sf[1], sdaddr,
data+off, size);
if (err)
break;
off += size;
left -= size;
}
return err;
}
uint32_t
bwfm_sdio_frame_read_write(struct bwfm_sdio_softc *sc,
char *data, size_t size, int write)
{
uint32_t addr;
int err;
addr = sc->sc_cc->co_base;
bwfm_sdio_backplane(sc, addr);
addr &= BWFM_SDIO_SB_OFT_ADDR_MASK;
addr |= BWFM_SDIO_SB_ACCESS_2_4B_FLAG;
if (write)
err = bwfm_sdio_buf_write(sc, sc->sc_sf[2], addr, data, size);
else
err = bwfm_sdio_buf_read(sc, sc->sc_sf[2], addr, data, size);
return err;
}
uint32_t
bwfm_sdio_dev_read(struct bwfm_sdio_softc *sc, uint32_t reg)
{
struct bwfm_core *core;
core = bwfm_chip_get_core(&sc->sc_sc, BWFM_AGENT_CORE_SDIO_DEV);
return bwfm_sdio_read_4(sc, core->co_base + reg);
}
void
bwfm_sdio_dev_write(struct bwfm_sdio_softc *sc, uint32_t reg, uint32_t val)
{
struct bwfm_core *core;
core = bwfm_chip_get_core(&sc->sc_sc, BWFM_AGENT_CORE_SDIO_DEV);
bwfm_sdio_write_4(sc, core->co_base + reg, val);
}
uint32_t
bwfm_sdio_buscore_read(struct bwfm_softc *bwfm, uint32_t reg)
{
struct bwfm_sdio_softc *sc = (void *)bwfm;
uint32_t val;
val = bwfm_sdio_read_4(sc, reg);
/* TODO: Workaround for 4335/4339 */
return val;
}
void
bwfm_sdio_buscore_write(struct bwfm_softc *bwfm, uint32_t reg, uint32_t val)
{
struct bwfm_sdio_softc *sc = (void *)bwfm;
bwfm_sdio_write_4(sc, reg, val);
}
int
bwfm_sdio_buscore_prepare(struct bwfm_softc *bwfm)
{
struct bwfm_sdio_softc *sc = (void *)bwfm;
uint8_t clkval, clkset, clkmask;
int i;
clkset = BWFM_SDIO_FUNC1_CHIPCLKCSR_ALP_AVAIL_REQ |
BWFM_SDIO_FUNC1_CHIPCLKCSR_FORCE_HW_CLKREQ_OFF;
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR, clkset);
clkmask = BWFM_SDIO_FUNC1_CHIPCLKCSR_ALP_AVAIL |
BWFM_SDIO_FUNC1_CHIPCLKCSR_HT_AVAIL;
clkval = bwfm_sdio_read_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR);
if ((clkval & ~clkmask) != clkset) {
printf("%s: wrote 0x%02x read 0x%02x\n", DEVNAME(sc),
clkset, clkval);
return 1;
}
for (i = 1000; i > 0; i--) {
clkval = bwfm_sdio_read_1(sc,
BWFM_SDIO_FUNC1_CHIPCLKCSR);
if (clkval & clkmask)
break;
}
if (i == 0) {
printf("%s: timeout on ALPAV wait, clkval 0x%02x\n",
DEVNAME(sc), clkval);
return 1;
}
clkset = BWFM_SDIO_FUNC1_CHIPCLKCSR_FORCE_HW_CLKREQ_OFF |
BWFM_SDIO_FUNC1_CHIPCLKCSR_FORCE_ALP;
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_CHIPCLKCSR, clkset);
delay(65);
bwfm_sdio_write_1(sc, BWFM_SDIO_FUNC1_SDIOPULLUP, 0);
return 0;
}
void
bwfm_sdio_buscore_activate(struct bwfm_softc *bwfm, uint32_t rstvec)
{
struct bwfm_sdio_softc *sc = (void *)bwfm;
bwfm_sdio_dev_write(sc, BWFM_SDPCMD_INTSTATUS, 0xFFFFFFFF);
if (rstvec)
bwfm_sdio_ram_read_write(sc, 0, (char *)&rstvec,
sizeof(rstvec), 1);
}
struct mbuf *
bwfm_sdio_newbuf(void)
{
struct mbuf *m;
MGETHDR(m, M_DONTWAIT, MT_DATA);
if (m == NULL)
return (NULL);
MCLGET(m, M_DONTWAIT);
if (!(m->m_flags & M_EXT)) {
m_freem(m);
return (NULL);
}
m->m_len = m->m_pkthdr.len = MCLBYTES;
return (m);
}
int
bwfm_sdio_tx_ok(struct bwfm_sdio_softc *sc)
{
return (uint8_t)(sc->sc_tx_max_seq - sc->sc_tx_seq) != 0 &&
((uint8_t)(sc->sc_tx_max_seq - sc->sc_tx_seq) & 0x80) == 0;
}
void
bwfm_sdio_tx_ctrlframe(struct bwfm_sdio_softc *sc)
{
struct bwfm_sdio_hwhdr *hwhdr;
struct bwfm_sdio_swhdr *swhdr;
struct bwfm_proto_bcdc_ctl *ctl, *tmp;
char *buf;
size_t len;
if (!bwfm_sdio_tx_ok(sc))
return;
TAILQ_FOREACH_SAFE(ctl, &sc->sc_sc.sc_bcdc_txctlq, next, tmp) {
TAILQ_REMOVE(&sc->sc_sc.sc_bcdc_txctlq, ctl, next);
len = sizeof(*hwhdr) + sizeof(*swhdr) + ctl->len;
buf = malloc(len, M_TEMP, M_WAITOK | M_ZERO);
hwhdr = (void *)buf;
hwhdr->frmlen = htole16(len);
hwhdr->cksum = htole16(~len);
swhdr = (void *)&hwhdr[1];
swhdr->seqnr = sc->sc_tx_seq++;
swhdr->chanflag = BWFM_SDIO_SWHDR_CHANNEL_CONTROL;
swhdr->nextlen = 0;
swhdr->dataoff = sizeof(*hwhdr) + sizeof(*swhdr);
swhdr->maxseqnr = 0;
memcpy(&swhdr[1], ctl->buf, ctl->len);
bwfm_sdio_frame_read_write(sc, buf, len, 1);
free(buf, M_TEMP, len);
TAILQ_INSERT_TAIL(&sc->sc_sc.sc_bcdc_rxctlq, ctl, next);
}
}
void
bwfm_sdio_tx_dataframe(struct bwfm_sdio_softc *sc)
{
struct ifnet *ifp = &sc->sc_sc.sc_ic.ic_if;
struct bwfm_sdio_hwhdr *hwhdr;
struct bwfm_sdio_swhdr *swhdr;
struct bwfm_proto_bcdc_hdr *bcdc;
struct mbuf *m;
char *buf;
size_t len;
int i;
if (!bwfm_sdio_tx_ok(sc))
return;
i = min((uint8_t)(sc->sc_tx_max_seq - sc->sc_tx_seq), 32);
while (i--) {
m = mq_dequeue(&sc->sc_txdata_queue);
if (m == NULL)
break;
len = sizeof(*hwhdr) + sizeof(*swhdr) + sizeof(*bcdc)
+ m->m_pkthdr.len;
buf = malloc(len, M_TEMP, M_WAITOK | M_ZERO);
hwhdr = (void *)buf;
hwhdr->frmlen = htole16(len);
hwhdr->cksum = htole16(~len);
swhdr = (void *)&hwhdr[1];
swhdr->seqnr = sc->sc_tx_seq++;
swhdr->chanflag = BWFM_SDIO_SWHDR_CHANNEL_DATA;
swhdr->nextlen = 0;
swhdr->dataoff = sizeof(*hwhdr) + sizeof(*swhdr);
swhdr->maxseqnr = 0;
bcdc = (void *)&swhdr[1];
bcdc->data_offset = 0;
bcdc->priority = ieee80211_classify(&sc->sc_sc.sc_ic, m);
bcdc->flags = BWFM_BCDC_FLAG_VER(BWFM_BCDC_FLAG_PROTO_VER);
bcdc->flags2 = 0;
m_copydata(m, 0, m->m_pkthdr.len, (caddr_t)&bcdc[1]);
bwfm_sdio_frame_read_write(sc, buf, len, 1);
free(buf, M_TEMP, len);
m_freem(m);
}
if (!mq_full(&sc->sc_txdata_queue))
ifq_restart(&ifp->if_snd);
}
void
bwfm_sdio_rx_frames(struct bwfm_sdio_softc *sc)
{
struct bwfm_sdio_hwhdr *hwhdr;
struct bwfm_sdio_swhdr *swhdr;
uint16_t *sublen, nextlen = 0;
struct mbuf *m;
size_t flen;
char *data;
off_t off;
int nsub;
hwhdr = (struct bwfm_sdio_hwhdr *)sc->sc_rxdata_buf;
swhdr = (struct bwfm_sdio_swhdr *)&hwhdr[1];
data = (char *)&swhdr[1];
do {
/* If we know the next size, just read ahead. */
if (nextlen) {
if (bwfm_sdio_frame_read_write(sc, sc->sc_rxdata_buf,
nextlen, 0))
break;
} else {
if (bwfm_sdio_frame_read_write(sc, sc->sc_rxdata_buf,
sizeof(*hwhdr) + sizeof(*swhdr), 0))
break;
}
hwhdr->frmlen = letoh16(hwhdr->frmlen);
hwhdr->cksum = letoh16(hwhdr->cksum);
if (hwhdr->frmlen == 0 && hwhdr->cksum == 0)
break;
if ((hwhdr->frmlen ^ hwhdr->cksum) != 0xffff) {
printf("%s: checksum error\n", DEVNAME(sc));
break;
}
if (hwhdr->frmlen < sizeof(*hwhdr) + sizeof(*swhdr)) {
printf("%s: length error\n", DEVNAME(sc));
break;
}
if (nextlen && hwhdr->frmlen > nextlen) {
printf("%s: read ahead length error (%u > %u)\n",
DEVNAME(sc), hwhdr->frmlen, nextlen);
break;
}
sc->sc_tx_max_seq = swhdr->maxseqnr;
flen = hwhdr->frmlen - (sizeof(*hwhdr) + sizeof(*swhdr));
if (flen == 0) {
nextlen = swhdr->nextlen << 4;
continue;
}
if (!nextlen) {
if (bwfm_sdio_frame_read_write(sc, data, flen, 0))
break;
}
if (swhdr->dataoff < (sizeof(*hwhdr) + sizeof(*swhdr)))
break;
off = swhdr->dataoff - (sizeof(*hwhdr) + sizeof(*swhdr));
if (off > flen)
break;
switch (swhdr->chanflag & BWFM_SDIO_SWHDR_CHANNEL_MASK) {
case BWFM_SDIO_SWHDR_CHANNEL_CONTROL:
sc->sc_sc.sc_proto_ops->proto_rxctl(&sc->sc_sc,
data + off, flen - off);
nextlen = swhdr->nextlen << 4;
break;
case BWFM_SDIO_SWHDR_CHANNEL_EVENT:
case BWFM_SDIO_SWHDR_CHANNEL_DATA:
m = bwfm_sdio_newbuf();
if (m == NULL)
break;
if (flen - off > m->m_len) {
printf("%s: frame bigger than anticipated\n",
DEVNAME(sc));
m_free(m);
break;
}
m->m_len = m->m_pkthdr.len = flen - off;
memcpy(mtod(m, char *), data + off, flen - off);
sc->sc_sc.sc_proto_ops->proto_rx(&sc->sc_sc, m);
nextlen = swhdr->nextlen << 4;
break;
case BWFM_SDIO_SWHDR_CHANNEL_GLOM:
if ((flen % sizeof(uint16_t)) != 0)
break;
nsub = flen / sizeof(uint16_t);
sublen = mallocarray(nsub, sizeof(uint16_t),
M_DEVBUF, M_WAITOK | M_ZERO);
memcpy(sublen, data, nsub * sizeof(uint16_t));
bwfm_sdio_rx_glom(sc, sublen, nsub, &nextlen);
free(sublen, M_DEVBUF, nsub * sizeof(uint16_t));
break;
default:
printf("%s: unknown channel\n", DEVNAME(sc));
break;
}
} while (nextlen);
}
void
bwfm_sdio_rx_glom(struct bwfm_sdio_softc *sc, uint16_t *sublen, int nsub,
uint16_t *nextlen)
{
struct bwfm_sdio_hwhdr hwhdr;
struct bwfm_sdio_swhdr swhdr;
struct mbuf_list ml, drop;
struct mbuf *m;
size_t flen;
off_t off;
int i;
ml_init(&ml);
ml_init(&drop);
if (nsub == 0)
return;
for (i = 0; i < nsub; i++) {
m = bwfm_sdio_newbuf();
if (m == NULL) {
ml_purge(&ml);
return;
}
ml_enqueue(&ml, m);
if (letoh16(sublen[i]) > m->m_len) {
ml_purge(&ml);
return;
}
if (bwfm_sdio_frame_read_write(sc, mtod(m, char *),
letoh16(sublen[i]), 0)) {
ml_purge(&ml);
return;
}
m->m_len = m->m_pkthdr.len = letoh16(sublen[i]);
}
/* TODO: Verify actual superframe header */
m = MBUF_LIST_FIRST(&ml);
if (m->m_len >= sizeof(hwhdr) + sizeof(swhdr)) {
m_copydata(m, 0, sizeof(hwhdr), (caddr_t)&hwhdr);
m_copydata(m, sizeof(hwhdr), sizeof(swhdr), (caddr_t)&swhdr);
*nextlen = swhdr.nextlen << 4;
m_adj(m, sizeof(struct bwfm_sdio_hwhdr) +
sizeof(struct bwfm_sdio_swhdr));
}
while ((m = ml_dequeue(&ml)) != NULL) {
if (m->m_len < sizeof(hwhdr) + sizeof(swhdr))
goto drop;
m_copydata(m, 0, sizeof(hwhdr), (caddr_t)&hwhdr);
m_copydata(m, sizeof(hwhdr), sizeof(swhdr), (caddr_t)&swhdr);
hwhdr.frmlen = letoh16(hwhdr.frmlen);
hwhdr.cksum = letoh16(hwhdr.cksum);
if (hwhdr.frmlen == 0 && hwhdr.cksum == 0)
goto drop;
if ((hwhdr.frmlen ^ hwhdr.cksum) != 0xffff) {
printf("%s: checksum error\n", DEVNAME(sc));
goto drop;
}
if (hwhdr.frmlen < sizeof(hwhdr) + sizeof(swhdr)) {
printf("%s: length error\n", DEVNAME(sc));
goto drop;
}
flen = hwhdr.frmlen - (sizeof(hwhdr) + sizeof(swhdr));
if (flen == 0)
goto drop;
if (m->m_len < flen)
goto drop;
if (swhdr.dataoff < (sizeof(hwhdr) + sizeof(swhdr)))
goto drop;
off = swhdr.dataoff - (sizeof(hwhdr) + sizeof(swhdr));
if (off > flen)
goto drop;
switch (swhdr.chanflag & BWFM_SDIO_SWHDR_CHANNEL_MASK) {
case BWFM_SDIO_SWHDR_CHANNEL_CONTROL:
printf("%s: control channel not allowed in glom\n",
DEVNAME(sc));
goto drop;
case BWFM_SDIO_SWHDR_CHANNEL_EVENT:
case BWFM_SDIO_SWHDR_CHANNEL_DATA:
m_adj(m, swhdr.dataoff);
sc->sc_sc.sc_proto_ops->proto_rx(&sc->sc_sc, m);
break;
case BWFM_SDIO_SWHDR_CHANNEL_GLOM:
printf("%s: glom not allowed in glom\n",
DEVNAME(sc));
goto drop;
default:
printf("%s: unknown channel\n", DEVNAME(sc));
goto drop;
}
continue;
drop:
ml_enqueue(&drop, m);
}
ml_purge(&drop);
}
int
bwfm_sdio_txcheck(struct bwfm_softc *bwfm)
{
struct bwfm_sdio_softc *sc = (void *)bwfm;
if (mq_full(&sc->sc_txdata_queue))
return ENOBUFS;
return 0;
}
int
bwfm_sdio_txdata(struct bwfm_softc *bwfm, struct mbuf *m)
{
struct bwfm_sdio_softc *sc = (void *)bwfm;
if (mq_full(&sc->sc_txdata_queue))
return ENOBUFS;
mq_enqueue(&sc->sc_txdata_queue, m);
task_add(systq, &sc->sc_task);
return 0;
}
int
bwfm_sdio_txctl(struct bwfm_softc *bwfm)
{
struct bwfm_sdio_softc *sc = (void *)bwfm;
task_add(systq, &sc->sc_task);
return 0;
}
#ifdef BWFM_DEBUG
void
bwfm_sdio_debug_console(struct bwfm_sdio_softc *sc)
{
struct bwfm_sdio_console c;
uint32_t newidx;
int err;
if (!sc->sc_console_addr)
return;
err = bwfm_sdio_ram_read_write(sc, sc->sc_console_addr,
(char *)&c, sizeof(c), 0);
if (err)
return;
c.log_buf = letoh32(c.log_buf);
c.log_bufsz = letoh32(c.log_bufsz);
c.log_idx = letoh32(c.log_idx);
if (sc->sc_console_buf == NULL) {
sc->sc_console_buf = malloc(c.log_bufsz, M_DEVBUF,
M_WAITOK|M_ZERO);
sc->sc_console_buf_size = c.log_bufsz;
}
newidx = c.log_idx;
if (newidx >= sc->sc_console_buf_size)
return;
err = bwfm_sdio_ram_read_write(sc, c.log_buf, sc->sc_console_buf,
sc->sc_console_buf_size, 0);
if (err)
return;
if (newidx != sc->sc_console_readidx)
DPRINTFN(3, ("BWFM CONSOLE: "));
while (newidx != sc->sc_console_readidx) {
uint8_t ch = sc->sc_console_buf[sc->sc_console_readidx];
sc->sc_console_readidx++;
if (sc->sc_console_readidx == sc->sc_console_buf_size)
sc->sc_console_readidx = 0;
if (ch == '\r')
continue;
DPRINTFN(3, ("%c", ch));
}
}
#endif
|