1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
|
/* $OpenBSD: sdmmc_mem.c,v 1.33 2018/06/04 13:33:10 patrick Exp $ */
/*
* Copyright (c) 2006 Uwe Stuehler <uwe@openbsd.org>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
/* Routines for SD/MMC memory cards. */
#include <sys/param.h>
#include <sys/device.h>
#include <sys/kernel.h>
#include <sys/malloc.h>
#include <sys/systm.h>
#include <dev/sdmmc/sdmmcchip.h>
#include <dev/sdmmc/sdmmcreg.h>
#include <dev/sdmmc/sdmmcvar.h>
#ifdef HIBERNATE
#include <uvm/uvm_extern.h>
#endif
typedef struct { uint32_t _bits[512/32]; } __packed __aligned(4) sdmmc_bitfield512_t;
void sdmmc_be512_to_bitfield512(sdmmc_bitfield512_t *);
int sdmmc_decode_csd(struct sdmmc_softc *, sdmmc_response,
struct sdmmc_function *);
int sdmmc_decode_cid(struct sdmmc_softc *, sdmmc_response,
struct sdmmc_function *);
void sdmmc_print_cid(struct sdmmc_cid *);
int sdmmc_mem_send_op_cond(struct sdmmc_softc *, u_int32_t, u_int32_t *);
int sdmmc_mem_set_blocklen(struct sdmmc_softc *, struct sdmmc_function *);
int sdmmc_mem_send_scr(struct sdmmc_softc *, uint32_t *);
int sdmmc_mem_decode_scr(struct sdmmc_softc *, uint32_t *,
struct sdmmc_function *);
int sdmmc_mem_send_cxd_data(struct sdmmc_softc *, int, void *, size_t);
int sdmmc_mem_set_bus_width(struct sdmmc_function *, int);
int sdmmc_mem_mmc_switch(struct sdmmc_function *, uint8_t, uint8_t, uint8_t);
int sdmmc_mem_sd_init(struct sdmmc_softc *, struct sdmmc_function *);
int sdmmc_mem_mmc_init(struct sdmmc_softc *, struct sdmmc_function *);
int sdmmc_mem_single_read_block(struct sdmmc_function *, int, u_char *,
size_t);
int sdmmc_mem_read_block_subr(struct sdmmc_function *, bus_dmamap_t,
int, u_char *, size_t);
int sdmmc_mem_single_write_block(struct sdmmc_function *, int, u_char *,
size_t);
int sdmmc_mem_write_block_subr(struct sdmmc_function *, bus_dmamap_t,
int, u_char *, size_t);
#ifdef SDMMC_DEBUG
#define DPRINTF(s) printf s
#else
#define DPRINTF(s) /**/
#endif
/*
* Initialize SD/MMC memory cards and memory in SDIO "combo" cards.
*/
int
sdmmc_mem_enable(struct sdmmc_softc *sc)
{
u_int32_t host_ocr;
u_int32_t card_ocr;
rw_assert_wrlock(&sc->sc_lock);
/* Set host mode to SD "combo" card or SD memory-only. */
SET(sc->sc_flags, SMF_SD_MODE|SMF_MEM_MODE);
/* Reset memory (*must* do that before CMD55 or CMD1). */
sdmmc_go_idle_state(sc);
/*
* Read the SD/MMC memory OCR value by issuing CMD55 followed
* by ACMD41 to read the OCR value from memory-only SD cards.
* MMC cards will not respond to CMD55 or ACMD41 and this is
* how we distinguish them from SD cards.
*/
mmc_mode:
if (sdmmc_mem_send_op_cond(sc, 0, &card_ocr) != 0) {
if (ISSET(sc->sc_flags, SMF_SD_MODE) &&
!ISSET(sc->sc_flags, SMF_IO_MODE)) {
/* Not a SD card, switch to MMC mode. */
CLR(sc->sc_flags, SMF_SD_MODE);
goto mmc_mode;
}
if (!ISSET(sc->sc_flags, SMF_SD_MODE)) {
DPRINTF(("%s: can't read memory OCR\n",
DEVNAME(sc)));
return 1;
} else {
/* Not a "combo" card. */
CLR(sc->sc_flags, SMF_MEM_MODE);
return 0;
}
}
/* Set the lowest voltage supported by the card and host. */
host_ocr = sdmmc_chip_host_ocr(sc->sct, sc->sch);
if (sdmmc_set_bus_power(sc, host_ocr, card_ocr) != 0) {
DPRINTF(("%s: can't supply voltage requested by card\n",
DEVNAME(sc)));
return 1;
}
/* Tell the card(s) to enter the idle state (again). */
sdmmc_go_idle_state(sc);
host_ocr &= card_ocr; /* only allow the common voltages */
if (sdmmc_send_if_cond(sc, card_ocr) == 0)
host_ocr |= SD_OCR_SDHC_CAP;
/* Send the new OCR value until all cards are ready. */
if (sdmmc_mem_send_op_cond(sc, host_ocr, NULL) != 0) {
DPRINTF(("%s: can't send memory OCR\n", DEVNAME(sc)));
return 1;
}
return 0;
}
/*
* Read the CSD and CID from all cards and assign each card a unique
* relative card address (RCA). CMD2 is ignored by SDIO-only cards.
*/
void
sdmmc_mem_scan(struct sdmmc_softc *sc)
{
struct sdmmc_command cmd;
struct sdmmc_function *sf;
u_int16_t next_rca;
int error;
int i;
rw_assert_wrlock(&sc->sc_lock);
/*
* CMD2 is a broadcast command understood by SD cards and MMC
* cards. All cards begin to respond to the command, but back
* off if another card drives the CMD line to a different level.
* Only one card will get its entire response through. That
* card remains silent once it has been assigned a RCA.
*/
for (i = 0; i < 100; i++) {
bzero(&cmd, sizeof cmd);
cmd.c_opcode = MMC_ALL_SEND_CID;
cmd.c_flags = SCF_CMD_BCR | SCF_RSP_R2;
error = sdmmc_mmc_command(sc, &cmd);
if (error == ETIMEDOUT) {
/* No more cards there. */
break;
} else if (error != 0) {
DPRINTF(("%s: can't read CID\n", DEVNAME(sc)));
break;
}
/* In MMC mode, find the next available RCA. */
next_rca = 1;
if (!ISSET(sc->sc_flags, SMF_SD_MODE))
SIMPLEQ_FOREACH(sf, &sc->sf_head, sf_list)
next_rca++;
/* Allocate a sdmmc_function structure. */
sf = sdmmc_function_alloc(sc);
sf->rca = next_rca;
/*
* Remember the CID returned in the CMD2 response for
* later decoding.
*/
bcopy(cmd.c_resp, sf->raw_cid, sizeof sf->raw_cid);
/*
* Silence the card by assigning it a unique RCA, or
* querying it for its RCA in the case of SD.
*/
if (sdmmc_set_relative_addr(sc, sf) != 0) {
printf("%s: can't set mem RCA\n", DEVNAME(sc));
sdmmc_function_free(sf);
break;
}
#if 0
/* Verify that the RCA has been set by selecting the card. */
if (sdmmc_select_card(sc, sf) != 0) {
printf("%s: can't select mem RCA %d\n",
DEVNAME(sc), sf->rca);
sdmmc_function_free(sf);
break;
}
/* Deselect. */
(void)sdmmc_select_card(sc, NULL);
#endif
/*
* If this is a memory-only card, the card responding
* first becomes an alias for SDIO function 0.
*/
if (sc->sc_fn0 == NULL)
sc->sc_fn0 = sf;
SIMPLEQ_INSERT_TAIL(&sc->sf_head, sf, sf_list);
}
/*
* All cards are either inactive or awaiting further commands.
* Read the CSDs and decode the raw CID for each card.
*/
SIMPLEQ_FOREACH(sf, &sc->sf_head, sf_list) {
bzero(&cmd, sizeof cmd);
cmd.c_opcode = MMC_SEND_CSD;
cmd.c_arg = MMC_ARG_RCA(sf->rca);
cmd.c_flags = SCF_CMD_AC | SCF_RSP_R2;
if (sdmmc_mmc_command(sc, &cmd) != 0) {
SET(sf->flags, SFF_ERROR);
continue;
}
if (sdmmc_decode_csd(sc, cmd.c_resp, sf) != 0 ||
sdmmc_decode_cid(sc, sf->raw_cid, sf) != 0) {
SET(sf->flags, SFF_ERROR);
continue;
}
#ifdef SDMMC_DEBUG
printf("%s: CID: ", DEVNAME(sc));
sdmmc_print_cid(&sf->cid);
#endif
}
}
int
sdmmc_decode_csd(struct sdmmc_softc *sc, sdmmc_response resp,
struct sdmmc_function *sf)
{
struct sdmmc_csd *csd = &sf->csd;
if (ISSET(sc->sc_flags, SMF_SD_MODE)) {
/*
* CSD version 1.0 corresponds to SD system
* specification version 1.0 - 1.10. (SanDisk, 3.5.3)
*/
csd->csdver = SD_CSD_CSDVER(resp);
switch (csd->csdver) {
case SD_CSD_CSDVER_2_0:
sf->flags |= SFF_SDHC;
csd->capacity = SD_CSD_V2_CAPACITY(resp);
csd->read_bl_len = SD_CSD_V2_BL_LEN;
break;
case SD_CSD_CSDVER_1_0:
csd->capacity = SD_CSD_CAPACITY(resp);
csd->read_bl_len = SD_CSD_READ_BL_LEN(resp);
break;
default:
printf("%s: unknown SD CSD structure version 0x%x\n",
DEVNAME(sc), csd->csdver);
return 1;
break;
}
csd->ccc = SD_CSD_CCC(resp);
} else {
csd->csdver = MMC_CSD_CSDVER(resp);
if (csd->csdver == MMC_CSD_CSDVER_1_0 ||
csd->csdver == MMC_CSD_CSDVER_2_0 ||
csd->csdver == MMC_CSD_CSDVER_EXT_CSD) {
csd->mmcver = MMC_CSD_MMCVER(resp);
csd->capacity = MMC_CSD_CAPACITY(resp);
csd->read_bl_len = MMC_CSD_READ_BL_LEN(resp);
} else {
printf("%s: unknown MMC CSD structure version 0x%x\n",
DEVNAME(sc), csd->csdver);
return 1;
}
}
csd->sector_size = MIN(1 << csd->read_bl_len,
sdmmc_chip_host_maxblklen(sc->sct, sc->sch));
if (csd->sector_size < (1<<csd->read_bl_len))
csd->capacity *= (1<<csd->read_bl_len) /
csd->sector_size;
return 0;
}
int
sdmmc_decode_cid(struct sdmmc_softc *sc, sdmmc_response resp,
struct sdmmc_function *sf)
{
struct sdmmc_cid *cid = &sf->cid;
if (ISSET(sc->sc_flags, SMF_SD_MODE)) {
cid->mid = SD_CID_MID(resp);
cid->oid = SD_CID_OID(resp);
SD_CID_PNM_CPY(resp, cid->pnm);
cid->rev = SD_CID_REV(resp);
cid->psn = SD_CID_PSN(resp);
cid->mdt = SD_CID_MDT(resp);
} else {
switch(sf->csd.mmcver) {
case MMC_CSD_MMCVER_1_0:
case MMC_CSD_MMCVER_1_4:
cid->mid = MMC_CID_MID_V1(resp);
MMC_CID_PNM_V1_CPY(resp, cid->pnm);
cid->rev = MMC_CID_REV_V1(resp);
cid->psn = MMC_CID_PSN_V1(resp);
cid->mdt = MMC_CID_MDT_V1(resp);
break;
case MMC_CSD_MMCVER_2_0:
case MMC_CSD_MMCVER_3_1:
case MMC_CSD_MMCVER_4_0:
cid->mid = MMC_CID_MID_V2(resp);
cid->oid = MMC_CID_OID_V2(resp);
MMC_CID_PNM_V2_CPY(resp, cid->pnm);
cid->psn = MMC_CID_PSN_V2(resp);
break;
default:
printf("%s: unknown MMC version %d\n",
DEVNAME(sc), sf->csd.mmcver);
return 1;
}
}
return 0;
}
#ifdef SDMMC_DEBUG
void
sdmmc_print_cid(struct sdmmc_cid *cid)
{
printf("mid=0x%02x oid=0x%04x pnm=\"%s\" rev=0x%02x psn=0x%08x"
" mdt=%03x\n", cid->mid, cid->oid, cid->pnm, cid->rev, cid->psn,
cid->mdt);
}
#endif
int
sdmmc_mem_send_scr(struct sdmmc_softc *sc, uint32_t *scr)
{
struct sdmmc_command cmd;
void *ptr = NULL;
int datalen = 8;
int error = 0;
ptr = malloc(datalen, M_DEVBUF, M_NOWAIT | M_ZERO);
if (ptr == NULL)
goto out;
memset(&cmd, 0, sizeof(cmd));
cmd.c_data = ptr;
cmd.c_datalen = datalen;
cmd.c_blklen = datalen;
cmd.c_arg = 0;
cmd.c_flags = SCF_CMD_ADTC | SCF_CMD_READ | SCF_RSP_R1;
cmd.c_opcode = SD_APP_SEND_SCR;
error = sdmmc_app_command(sc, &cmd);
if (error == 0)
memcpy(scr, ptr, datalen);
out:
if (ptr != NULL)
free(ptr, M_DEVBUF, datalen);
return error;
}
int
sdmmc_mem_decode_scr(struct sdmmc_softc *sc, uint32_t *raw_scr,
struct sdmmc_function *sf)
{
sdmmc_response resp;
int ver;
memset(resp, 0, sizeof(resp));
/*
* Change the raw SCR to a response.
*/
resp[0] = be32toh(raw_scr[1]) >> 8; // LSW
resp[1] = be32toh(raw_scr[0]); // MSW
resp[0] |= (resp[1] & 0xff) << 24;
resp[1] >>= 8;
ver = SCR_STRUCTURE(resp);
sf->scr.sd_spec = SCR_SD_SPEC(resp);
sf->scr.bus_width = SCR_SD_BUS_WIDTHS(resp);
DPRINTF(("%s: %s: %08x%08x ver=%d, spec=%d, bus width=%d\n",
DEVNAME(sc), __func__, resp[1], resp[0],
ver, sf->scr.sd_spec, sf->scr.bus_width));
if (ver != 0) {
DPRINTF(("%s: unknown SCR structure version: %d\n",
DEVNAME(sc), ver));
return EINVAL;
}
return 0;
}
int
sdmmc_mem_send_cxd_data(struct sdmmc_softc *sc, int opcode, void *data,
size_t datalen)
{
struct sdmmc_command cmd;
void *ptr = NULL;
int error = 0;
ptr = malloc(datalen, M_DEVBUF, M_NOWAIT | M_ZERO);
if (ptr == NULL) {
error = ENOMEM;
goto out;
}
memset(&cmd, 0, sizeof(cmd));
cmd.c_data = ptr;
cmd.c_datalen = datalen;
cmd.c_blklen = datalen;
cmd.c_opcode = opcode;
cmd.c_arg = 0;
cmd.c_flags = SCF_CMD_ADTC | SCF_CMD_READ;
if (opcode == MMC_SEND_EXT_CSD)
SET(cmd.c_flags, SCF_RSP_R1);
else
SET(cmd.c_flags, SCF_RSP_R2);
error = sdmmc_mmc_command(sc, &cmd);
if (error == 0)
memcpy(data, ptr, datalen);
out:
if (ptr != NULL)
free(ptr, M_DEVBUF, datalen);
return error;
}
int
sdmmc_mem_set_bus_width(struct sdmmc_function *sf, int width)
{
struct sdmmc_softc *sc = sf->sc;
struct sdmmc_command cmd;
int error;
memset(&cmd, 0, sizeof(cmd));
cmd.c_opcode = SD_APP_SET_BUS_WIDTH;
cmd.c_flags = SCF_RSP_R1 | SCF_CMD_AC;
switch (width) {
case 1:
cmd.c_arg = SD_ARG_BUS_WIDTH_1;
break;
case 4:
cmd.c_arg = SD_ARG_BUS_WIDTH_4;
break;
default:
return EINVAL;
}
error = sdmmc_app_command(sc, &cmd);
if (error == 0)
error = sdmmc_chip_bus_width(sc->sct, sc->sch, width);
return error;
}
int
sdmmc_mem_sd_switch(struct sdmmc_function *sf, int mode, int group,
int function, sdmmc_bitfield512_t *status)
{
struct sdmmc_softc *sc = sf->sc;
struct sdmmc_command cmd;
void *ptr = NULL;
int gsft, error = 0;
const int statlen = 64;
if (sf->scr.sd_spec >= SCR_SD_SPEC_VER_1_10 &&
!ISSET(sf->csd.ccc, SD_CSD_CCC_SWITCH))
return EINVAL;
if (group <= 0 || group > 6 ||
function < 0 || function > 15)
return EINVAL;
gsft = (group - 1) << 2;
ptr = malloc(statlen, M_DEVBUF, M_NOWAIT | M_ZERO);
if (ptr == NULL)
goto out;
memset(&cmd, 0, sizeof(cmd));
cmd.c_data = ptr;
cmd.c_datalen = statlen;
cmd.c_blklen = statlen;
cmd.c_opcode = SD_SEND_SWITCH_FUNC;
cmd.c_arg =
(!!mode << 31) | (function << gsft) | (0x00ffffff & ~(0xf << gsft));
cmd.c_flags = SCF_CMD_ADTC | SCF_CMD_READ | SCF_RSP_R1;
error = sdmmc_mmc_command(sc, &cmd);
if (error == 0)
memcpy(status, ptr, statlen);
out:
if (ptr != NULL)
free(ptr, M_DEVBUF, statlen);
if (error == 0)
sdmmc_be512_to_bitfield512(status);
return error;
}
int
sdmmc_mem_mmc_switch(struct sdmmc_function *sf, uint8_t set, uint8_t index,
uint8_t value)
{
struct sdmmc_softc *sc = sf->sc;
struct sdmmc_command cmd;
memset(&cmd, 0, sizeof(cmd));
cmd.c_opcode = MMC_SWITCH;
cmd.c_arg = (MMC_SWITCH_MODE_WRITE_BYTE << 24) |
(index << 16) | (value << 8) | set;
cmd.c_flags = SCF_RSP_R1B | SCF_CMD_AC;
return sdmmc_mmc_command(sc, &cmd);
}
/*
* Initialize a SD/MMC memory card.
*/
int
sdmmc_mem_init(struct sdmmc_softc *sc, struct sdmmc_function *sf)
{
int error = 0;
rw_assert_wrlock(&sc->sc_lock);
if (sdmmc_select_card(sc, sf) != 0 ||
sdmmc_mem_set_blocklen(sc, sf) != 0)
error = 1;
if (ISSET(sc->sc_flags, SMF_SD_MODE))
error = sdmmc_mem_sd_init(sc, sf);
else
error = sdmmc_mem_mmc_init(sc, sf);
return error;
}
/* make 512-bit BE quantity __bitfield()-compatible */
void
sdmmc_be512_to_bitfield512(sdmmc_bitfield512_t *buf) {
size_t i;
uint32_t tmp0, tmp1;
const size_t bitswords = nitems(buf->_bits);
for (i = 0; i < bitswords/2; i++) {
tmp0 = buf->_bits[i];
tmp1 = buf->_bits[bitswords - 1 - i];
buf->_bits[i] = be32toh(tmp1);
buf->_bits[bitswords - 1 - i] = be32toh(tmp0);
}
}
int
sdmmc_mem_sd_init(struct sdmmc_softc *sc, struct sdmmc_function *sf)
{
int support_func, best_func, error;
sdmmc_bitfield512_t status; /* Switch Function Status */
uint32_t raw_scr[2];
/*
* All SD cards are supposed to support Default Speed mode
* with frequencies up to 25 MHz. Bump up the clock frequency
* now as data transfers don't seem to work on the Realtek
* RTS5229 host controller if it is running at a low clock
* frequency. Reading the SCR requires a data transfer.
*/
error = sdmmc_chip_bus_clock(sc->sct, sc->sch, SDMMC_SDCLK_25MHZ,
SDMMC_TIMING_LEGACY);
if (error) {
printf("%s: can't change bus clock\n", DEVNAME(sc));
return error;
}
error = sdmmc_mem_send_scr(sc, raw_scr);
if (error) {
printf("%s: SD_SEND_SCR send failed\n", DEVNAME(sc));
return error;
}
error = sdmmc_mem_decode_scr(sc, raw_scr, sf);
if (error)
return error;
if (ISSET(sc->sc_caps, SMC_CAPS_4BIT_MODE) &&
ISSET(sf->scr.bus_width, SCR_SD_BUS_WIDTHS_4BIT)) {
DPRINTF(("%s: change bus width\n", DEVNAME(sc)));
error = sdmmc_mem_set_bus_width(sf, 4);
if (error) {
printf("%s: can't change bus width\n", DEVNAME(sc));
return error;
}
}
best_func = 0;
if (sf->scr.sd_spec >= SCR_SD_SPEC_VER_1_10 &&
ISSET(sf->csd.ccc, SD_CSD_CCC_SWITCH)) {
DPRINTF(("%s: switch func mode 0\n", DEVNAME(sc)));
error = sdmmc_mem_sd_switch(sf, 0, 1, 0, &status);
if (error) {
printf("%s: switch func mode 0 failed\n", DEVNAME(sc));
return error;
}
support_func = SFUNC_STATUS_GROUP(&status, 1);
if (support_func & (1 << SD_ACCESS_MODE_SDR25))
best_func = 1;
}
if (best_func != 0) {
DPRINTF(("%s: switch func mode 1(func=%d)\n",
DEVNAME(sc), best_func));
error =
sdmmc_mem_sd_switch(sf, 1, 1, best_func, &status);
if (error) {
printf("%s: switch func mode 1 failed:"
" group 1 function %d(0x%2x)\n",
DEVNAME(sc), best_func, support_func);
return error;
}
/* Wait 400KHz x 8 clock (2.5us * 8 + slop) */
delay(25);
/* High Speed mode, Frequency up to 50MHz. */
error = sdmmc_chip_bus_clock(sc->sct, sc->sch,
SDMMC_SDCLK_50MHZ, SDMMC_TIMING_HIGHSPEED);
if (error) {
printf("%s: can't change bus clock\n", DEVNAME(sc));
return error;
}
}
return 0;
}
int
sdmmc_mem_mmc_init(struct sdmmc_softc *sc, struct sdmmc_function *sf)
{
int width, value;
int card_type;
int error = 0;
u_int8_t ext_csd[512];
int speed = 20000;
int timing = SDMMC_TIMING_LEGACY;
u_int32_t sectors = 0;
error = sdmmc_chip_bus_clock(sc->sct, sc->sch, speed, timing);
if (error) {
printf("%s: can't change bus clock\n", DEVNAME(sc));
return error;
}
if (sf->csd.mmcver >= MMC_CSD_MMCVER_4_0) {
/* read EXT_CSD */
error = sdmmc_mem_send_cxd_data(sc,
MMC_SEND_EXT_CSD, ext_csd, sizeof(ext_csd));
if (error != 0) {
SET(sf->flags, SFF_ERROR);
printf("%s: can't read EXT_CSD\n", DEVNAME(sc));
return error;
}
card_type = ext_csd[EXT_CSD_CARD_TYPE];
if (card_type & EXT_CSD_CARD_TYPE_F_52M_1_8V &&
ISSET(sc->sc_caps, SMC_CAPS_MMC_DDR52)) {
speed = 52000;
timing = SDMMC_TIMING_MMC_DDR52;
} else if (card_type & EXT_CSD_CARD_TYPE_F_52M &&
ISSET(sc->sc_caps, SMC_CAPS_MMC_HIGHSPEED)) {
speed = 52000;
timing = SDMMC_TIMING_HIGHSPEED;
} else if (card_type & EXT_CSD_CARD_TYPE_F_26M) {
speed = 26000;
} else {
printf("%s: unknown CARD_TYPE 0x%x\n", DEVNAME(sc),
ext_csd[EXT_CSD_CARD_TYPE]);
}
if (timing != SDMMC_TIMING_LEGACY) {
/* switch to high speed timing */
error = sdmmc_mem_mmc_switch(sf, EXT_CSD_CMD_SET_NORMAL,
EXT_CSD_HS_TIMING, EXT_CSD_HS_TIMING_HS);
if (error != 0) {
printf("%s: can't change high speed\n",
DEVNAME(sc));
return error;
}
sdmmc_delay(10000);
}
error = sdmmc_chip_bus_clock(sc->sct, sc->sch, speed, SDMMC_TIMING_HIGHSPEED);
if (error != 0) {
printf("%s: can't change bus clock\n", DEVNAME(sc));
return error;
}
if (timing != SDMMC_TIMING_LEGACY) {
/* read EXT_CSD again */
error = sdmmc_mem_send_cxd_data(sc,
MMC_SEND_EXT_CSD, ext_csd, sizeof(ext_csd));
if (error != 0) {
printf("%s: can't re-read EXT_CSD\n", DEVNAME(sc));
return error;
}
if (ext_csd[EXT_CSD_HS_TIMING] != EXT_CSD_HS_TIMING_HS) {
printf("%s, HS_TIMING set failed\n", DEVNAME(sc));
return EINVAL;
}
}
if (ISSET(sc->sc_caps, SMC_CAPS_8BIT_MODE)) {
width = 8;
value = EXT_CSD_BUS_WIDTH_8;
} else if (ISSET(sc->sc_caps, SMC_CAPS_4BIT_MODE)) {
width = 4;
value = EXT_CSD_BUS_WIDTH_4;
} else {
width = 1;
value = EXT_CSD_BUS_WIDTH_1;
}
if (width != 1) {
error = sdmmc_mem_mmc_switch(sf, EXT_CSD_CMD_SET_NORMAL,
EXT_CSD_BUS_WIDTH, value);
if (error == 0)
error = sdmmc_chip_bus_width(sc->sct,
sc->sch, width);
else {
DPRINTF(("%s: can't change bus width"
" (%d bit)\n", DEVNAME(sc), width));
return error;
}
/* XXXX: need bus test? (using by CMD14 & CMD19) */
sdmmc_delay(10000);
}
if (timing == SDMMC_TIMING_MMC_DDR52) {
switch (width) {
case 4:
value = EXT_CSD_BUS_WIDTH_4_DDR;
break;
case 8:
value = EXT_CSD_BUS_WIDTH_8_DDR;
break;
}
error = sdmmc_mem_mmc_switch(sf, EXT_CSD_CMD_SET_NORMAL,
EXT_CSD_BUS_WIDTH, value);
if (error) {
printf("%s: can't switch to DDR\n",
DEVNAME(sc));
return error;
}
sdmmc_delay(10000);
error = sdmmc_chip_signal_voltage(sc->sct, sc->sch,
SDMMC_SIGNAL_VOLTAGE_180);
if (error) {
printf("%s: can't switch signalling voltage\n",
DEVNAME(sc));
return error;
}
error = sdmmc_chip_bus_clock(sc->sct, sc->sch, speed, timing);
if (error != 0) {
printf("%s: can't change bus clock\n", DEVNAME(sc));
return error;
}
sdmmc_delay(10000);
}
sectors = ext_csd[EXT_CSD_SEC_COUNT + 0] << 0 |
ext_csd[EXT_CSD_SEC_COUNT + 1] << 8 |
ext_csd[EXT_CSD_SEC_COUNT + 2] << 16 |
ext_csd[EXT_CSD_SEC_COUNT + 3] << 24;
if (sectors > (2u * 1024 * 1024 * 1024) / 512) {
sf->flags |= SFF_SDHC;
sf->csd.capacity = sectors;
}
}
return error;
}
/*
* Get or set the card's memory OCR value (SD or MMC).
*/
int
sdmmc_mem_send_op_cond(struct sdmmc_softc *sc, u_int32_t ocr,
u_int32_t *ocrp)
{
struct sdmmc_command cmd;
int error;
int i;
rw_assert_wrlock(&sc->sc_lock);
/*
* If we change the OCR value, retry the command until the OCR
* we receive in response has the "CARD BUSY" bit set, meaning
* that all cards are ready for identification.
*/
for (i = 0; i < 100; i++) {
bzero(&cmd, sizeof cmd);
cmd.c_arg = ocr;
cmd.c_flags = SCF_CMD_BCR | SCF_RSP_R3;
if (ISSET(sc->sc_flags, SMF_SD_MODE)) {
cmd.c_opcode = SD_APP_OP_COND;
error = sdmmc_app_command(sc, &cmd);
} else {
cmd.c_arg &= ~MMC_OCR_ACCESS_MODE_MASK;
cmd.c_arg |= MMC_OCR_SECTOR_MODE;
cmd.c_opcode = MMC_SEND_OP_COND;
error = sdmmc_mmc_command(sc, &cmd);
}
if (error != 0)
break;
if (ISSET(MMC_R3(cmd.c_resp), MMC_OCR_MEM_READY) ||
ocr == 0)
break;
error = ETIMEDOUT;
sdmmc_delay(10000);
}
if (error == 0 && ocrp != NULL)
*ocrp = MMC_R3(cmd.c_resp);
return error;
}
/*
* Set the read block length appropriately for this card, according to
* the card CSD register value.
*/
int
sdmmc_mem_set_blocklen(struct sdmmc_softc *sc, struct sdmmc_function *sf)
{
struct sdmmc_command cmd;
rw_assert_wrlock(&sc->sc_lock);
bzero(&cmd, sizeof cmd);
cmd.c_opcode = MMC_SET_BLOCKLEN;
cmd.c_arg = sf->csd.sector_size;
cmd.c_flags = SCF_CMD_AC | SCF_RSP_R1;
DPRINTF(("%s: read_bl_len=%d sector_size=%d\n", DEVNAME(sc),
1 << sf->csd.read_bl_len, sf->csd.sector_size));
return sdmmc_mmc_command(sc, &cmd);
}
int
sdmmc_mem_read_block_subr(struct sdmmc_function *sf, bus_dmamap_t dmap,
int blkno, u_char *data, size_t datalen)
{
struct sdmmc_softc *sc = sf->sc;
struct sdmmc_command cmd;
int error;
if ((error = sdmmc_select_card(sc, sf)) != 0)
goto err;
bzero(&cmd, sizeof cmd);
cmd.c_data = data;
cmd.c_datalen = datalen;
cmd.c_blklen = sf->csd.sector_size;
cmd.c_opcode = (datalen / cmd.c_blklen) > 1 ?
MMC_READ_BLOCK_MULTIPLE : MMC_READ_BLOCK_SINGLE;
if (sf->flags & SFF_SDHC)
cmd.c_arg = blkno;
else
cmd.c_arg = blkno << 9;
cmd.c_flags = SCF_CMD_ADTC | SCF_CMD_READ | SCF_RSP_R1;
cmd.c_dmamap = dmap;
error = sdmmc_mmc_command(sc, &cmd);
if (error != 0)
goto err;
if (ISSET(sc->sc_flags, SMF_STOP_AFTER_MULTIPLE) &&
cmd.c_opcode == MMC_READ_BLOCK_MULTIPLE) {
bzero(&cmd, sizeof cmd);
cmd.c_opcode = MMC_STOP_TRANSMISSION;
cmd.c_arg = MMC_ARG_RCA(sf->rca);
cmd.c_flags = SCF_CMD_AC | SCF_RSP_R1B;
error = sdmmc_mmc_command(sc, &cmd);
if (error != 0)
goto err;
}
do {
bzero(&cmd, sizeof cmd);
cmd.c_opcode = MMC_SEND_STATUS;
cmd.c_arg = MMC_ARG_RCA(sf->rca);
cmd.c_flags = SCF_CMD_AC | SCF_RSP_R1;
error = sdmmc_mmc_command(sc, &cmd);
if (error != 0)
break;
/* XXX time out */
} while (!ISSET(MMC_R1(cmd.c_resp), MMC_R1_READY_FOR_DATA));
err:
return (error);
}
int
sdmmc_mem_single_read_block(struct sdmmc_function *sf, int blkno, u_char *data,
size_t datalen)
{
int error = 0;
int i;
for (i = 0; i < datalen / sf->csd.sector_size; i++) {
error = sdmmc_mem_read_block_subr(sf, NULL, blkno + i,
data + i * sf->csd.sector_size, sf->csd.sector_size);
if (error)
break;
}
return (error);
}
int
sdmmc_mem_read_block(struct sdmmc_function *sf, int blkno, u_char *data,
size_t datalen)
{
struct sdmmc_softc *sc = sf->sc;
int error;
rw_enter_write(&sc->sc_lock);
if (ISSET(sc->sc_caps, SMC_CAPS_SINGLE_ONLY)) {
error = sdmmc_mem_single_read_block(sf, blkno, data, datalen);
goto out;
}
if (!ISSET(sc->sc_caps, SMC_CAPS_DMA)) {
error = sdmmc_mem_read_block_subr(sf, NULL, blkno,
data, datalen);
goto out;
}
/* DMA transfer */
error = bus_dmamap_load(sc->sc_dmat, sc->sc_dmap, data, datalen,
NULL, BUS_DMA_NOWAIT|BUS_DMA_READ);
if (error)
goto out;
bus_dmamap_sync(sc->sc_dmat, sc->sc_dmap, 0, datalen,
BUS_DMASYNC_PREREAD);
error = sdmmc_mem_read_block_subr(sf, sc->sc_dmap, blkno, data,
datalen);
if (error)
goto unload;
bus_dmamap_sync(sc->sc_dmat, sc->sc_dmap, 0, datalen,
BUS_DMASYNC_POSTREAD);
unload:
bus_dmamap_unload(sc->sc_dmat, sc->sc_dmap);
out:
rw_exit(&sc->sc_lock);
return (error);
}
int
sdmmc_mem_write_block_subr(struct sdmmc_function *sf, bus_dmamap_t dmap,
int blkno, u_char *data, size_t datalen)
{
struct sdmmc_softc *sc = sf->sc;
struct sdmmc_command cmd;
int error;
if ((error = sdmmc_select_card(sc, sf)) != 0)
goto err;
bzero(&cmd, sizeof cmd);
cmd.c_data = data;
cmd.c_datalen = datalen;
cmd.c_blklen = sf->csd.sector_size;
cmd.c_opcode = (datalen / cmd.c_blklen) > 1 ?
MMC_WRITE_BLOCK_MULTIPLE : MMC_WRITE_BLOCK_SINGLE;
if (sf->flags & SFF_SDHC)
cmd.c_arg = blkno;
else
cmd.c_arg = blkno << 9;
cmd.c_flags = SCF_CMD_ADTC | SCF_RSP_R1;
cmd.c_dmamap = dmap;
error = sdmmc_mmc_command(sc, &cmd);
if (error != 0)
goto err;
if (ISSET(sc->sc_flags, SMF_STOP_AFTER_MULTIPLE) &&
cmd.c_opcode == MMC_WRITE_BLOCK_MULTIPLE) {
bzero(&cmd, sizeof cmd);
cmd.c_opcode = MMC_STOP_TRANSMISSION;
cmd.c_flags = SCF_CMD_AC | SCF_RSP_R1B;
error = sdmmc_mmc_command(sc, &cmd);
if (error != 0)
goto err;
}
do {
bzero(&cmd, sizeof cmd);
cmd.c_opcode = MMC_SEND_STATUS;
cmd.c_arg = MMC_ARG_RCA(sf->rca);
cmd.c_flags = SCF_CMD_AC | SCF_RSP_R1;
error = sdmmc_mmc_command(sc, &cmd);
if (error != 0)
break;
/* XXX time out */
} while (!ISSET(MMC_R1(cmd.c_resp), MMC_R1_READY_FOR_DATA));
err:
return (error);
}
int
sdmmc_mem_single_write_block(struct sdmmc_function *sf, int blkno, u_char *data,
size_t datalen)
{
int error = 0;
int i;
for (i = 0; i < datalen / sf->csd.sector_size; i++) {
error = sdmmc_mem_write_block_subr(sf, NULL, blkno + i,
data + i * sf->csd.sector_size, sf->csd.sector_size);
if (error)
break;
}
return (error);
}
int
sdmmc_mem_write_block(struct sdmmc_function *sf, int blkno, u_char *data,
size_t datalen)
{
struct sdmmc_softc *sc = sf->sc;
int error;
rw_enter_write(&sc->sc_lock);
if (ISSET(sc->sc_caps, SMC_CAPS_SINGLE_ONLY)) {
error = sdmmc_mem_single_write_block(sf, blkno, data, datalen);
goto out;
}
if (!ISSET(sc->sc_caps, SMC_CAPS_DMA)) {
error = sdmmc_mem_write_block_subr(sf, NULL, blkno,
data, datalen);
goto out;
}
/* DMA transfer */
error = bus_dmamap_load(sc->sc_dmat, sc->sc_dmap, data, datalen,
NULL, BUS_DMA_NOWAIT|BUS_DMA_WRITE);
if (error)
goto out;
bus_dmamap_sync(sc->sc_dmat, sc->sc_dmap, 0, datalen,
BUS_DMASYNC_PREWRITE);
error = sdmmc_mem_write_block_subr(sf, sc->sc_dmap, blkno, data,
datalen);
if (error)
goto unload;
bus_dmamap_sync(sc->sc_dmat, sc->sc_dmap, 0, datalen,
BUS_DMASYNC_POSTWRITE);
unload:
bus_dmamap_unload(sc->sc_dmat, sc->sc_dmap);
out:
rw_exit(&sc->sc_lock);
return (error);
}
#ifdef HIBERNATE
int
sdmmc_mem_hibernate_write(struct sdmmc_function *sf, daddr_t blkno,
u_char *data, size_t datalen)
{
struct sdmmc_softc *sc = sf->sc;
int i, error;
struct bus_dmamap dmamap;
paddr_t phys_addr;
if (ISSET(sc->sc_caps, SMC_CAPS_SINGLE_ONLY)) {
for (i = 0; i < datalen / sf->csd.sector_size; i++) {
error = sdmmc_mem_write_block_subr(sf, NULL, blkno + i,
data + i * sf->csd.sector_size,
sf->csd.sector_size);
if (error)
return (error);
}
} else if (!ISSET(sc->sc_caps, SMC_CAPS_DMA)) {
return (sdmmc_mem_write_block_subr(sf, NULL, blkno, data,
datalen));
}
/* pretend we're bus_dmamap_load */
bzero(&dmamap, sizeof(dmamap));
pmap_extract(pmap_kernel(), (vaddr_t)data, &phys_addr);
dmamap.dm_mapsize = datalen;
dmamap.dm_nsegs = 1;
dmamap.dm_segs[0].ds_addr = phys_addr;
dmamap.dm_segs[0].ds_len = datalen;
return (sdmmc_mem_write_block_subr(sf, &dmamap, blkno, data, datalen));
}
#endif
|