1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
|
/* $OpenBSD: bba.c,v 1.3 2013/05/15 08:29:26 ratchov Exp $ */
/* $NetBSD: bba.c,v 1.38 2011/06/04 01:27:57 tsutsui Exp $ */
/*
* Copyright (c) 2011 Miodrag Vallat.
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
/*
* Copyright (c) 2000 The NetBSD Foundation, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/* maxine/alpha baseboard audio (bba) */
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/device.h>
#include <sys/malloc.h>
#include <machine/autoconf.h>
#include <machine/bus.h>
#include <machine/cpu.h>
#include <sys/audioio.h>
#include <dev/audio_if.h>
#include <dev/ic/am7930reg.h>
#include <dev/ic/am7930var.h>
#include <dev/tc/tcvar.h>
#include <dev/tc/ioasicreg.h>
#include <dev/tc/ioasicvar.h>
#ifdef AUDIO_DEBUG
#define DPRINTF(x) if (am7930debug) printf x
#else
#define DPRINTF(x)
#endif /* AUDIO_DEBUG */
#define BBA_MAX_DMA_SEGMENTS 16
#define BBA_DMABUF_SIZE (BBA_MAX_DMA_SEGMENTS*IOASIC_DMA_BLOCKSIZE)
#define BBA_DMABUF_ALIGN IOASIC_DMA_BLOCKSIZE
#define BBA_DMABUF_BOUNDARY 0
struct bba_mem {
struct bba_mem *next;
bus_addr_t addr;
bus_size_t size;
void *kva;
};
struct bba_dma_state {
bus_dmamap_t dmam; /* DMA map */
size_t size;
int active;
int curseg; /* current segment in DMA buffer */
void (*intr)(void *); /* higher-level audio handler */
void *intr_arg;
};
struct bba_softc {
struct am7930_softc sc_am7930; /* glue to MI code */
bus_space_tag_t sc_bst; /* IOASIC bus tag/handle */
bus_space_handle_t sc_bsh;
bus_dma_tag_t sc_dmat;
bus_space_handle_t sc_codec_bsh; /* codec bus space handle */
struct bba_mem *sc_mem_head; /* list of buffers */
struct bba_dma_state sc_tx_dma_state;
struct bba_dma_state sc_rx_dma_state;
};
int bba_match(struct device *, void *, void *);
void bba_attach(struct device *, struct device *, void *);
struct cfdriver bba_cd = {
NULL, "bba", DV_DULL
};
const struct cfattach bba_ca = {
sizeof(struct bba_softc), bba_match, bba_attach
};
/*
* Define our interface into the am7930 MI driver.
*/
uint8_t bba_codec_iread(struct am7930_softc *, int);
uint16_t bba_codec_iread16(struct am7930_softc *, int);
void bba_codec_iwrite(struct am7930_softc *, int, uint8_t);
void bba_codec_iwrite16(struct am7930_softc *, int, uint16_t);
void bba_onopen(struct am7930_softc *);
void bba_onclose(struct am7930_softc *);
void bba_output_conv(void *, u_char *, int);
void bba_input_conv(void *, u_char *, int);
struct am7930_glue bba_glue = {
bba_codec_iread,
bba_codec_iwrite,
bba_codec_iread16,
bba_codec_iwrite16,
bba_onopen,
bba_onclose,
4,
bba_input_conv,
bba_output_conv
};
/*
* Define our interface to the higher level audio driver.
*/
int bba_round_blocksize(void *, int);
int bba_halt_output(void *);
int bba_halt_input(void *);
int bba_getdev(void *, struct audio_device *);
void *bba_allocm(void *, int, size_t, int, int);
void bba_freem(void *, void *, int);
size_t bba_round_buffersize(void *, int, size_t);
int bba_get_props(void *);
paddr_t bba_mappage(void *, void *, off_t, int);
int bba_trigger_output(void *, void *, void *, int,
void (*)(void *), void *, struct audio_params *);
int bba_trigger_input(void *, void *, void *, int,
void (*)(void *), void *, struct audio_params *);
struct audio_hw_if bba_hw_if = {
am7930_open,
am7930_close,
NULL,
am7930_query_encoding,
am7930_set_params,
bba_round_blocksize, /* md */
am7930_commit_settings,
NULL,
NULL,
NULL,
NULL,
bba_halt_output, /* md */
bba_halt_input, /* md */
NULL,
bba_getdev,
NULL,
am7930_set_port,
am7930_get_port,
am7930_query_devinfo,
bba_allocm, /* md */
bba_freem, /* md */
bba_round_buffersize, /* md */
bba_mappage,
bba_get_props,
bba_trigger_output, /* md */
bba_trigger_input, /* md */
NULL
};
static struct audio_device bba_device = {
"am7930",
"x",
"bba"
};
int bba_intr(void *);
void bba_reset(struct bba_softc *, int);
void bba_codec_dwrite(struct am7930_softc *, int, uint8_t);
uint8_t bba_codec_dread(struct am7930_softc *, int);
int
bba_match(struct device *parent, void *vcf, void *aux)
{
struct ioasicdev_attach_args *ia = aux;
if (strcmp(ia->iada_modname, "isdn") != 0 &&
strcmp(ia->iada_modname, "AMD79c30") != 0)
return 0;
return 1;
}
void
bba_attach(struct device *parent, struct device *self, void *aux)
{
struct ioasicdev_attach_args *ia = aux;
struct bba_softc *sc = (struct bba_softc *)self;
struct ioasic_softc *iosc = (struct ioasic_softc *)parent;
sc->sc_bst = iosc->sc_bst;
sc->sc_bsh = iosc->sc_bsh;
sc->sc_dmat = iosc->sc_dmat;
/* get the bus space handle for codec */
if (bus_space_subregion(sc->sc_bst, sc->sc_bsh,
ia->iada_offset, 0, &sc->sc_codec_bsh)) {
printf(": unable to map device\n");
return;
}
printf("\n");
bba_reset(sc,1);
/*
* Set up glue for MI code early; we use some of it here.
*/
sc->sc_am7930.sc_glue = &bba_glue;
/*
* MI initialisation. We will be doing DMA.
*/
am7930_init(&sc->sc_am7930, AUDIOAMD_DMA_MODE);
ioasic_intr_establish(parent, ia->iada_cookie, IPL_AUDIO,
bba_intr, sc, self->dv_xname);
audio_attach_mi(&bba_hw_if, sc, self);
}
void
bba_onopen(struct am7930_softc *sc)
{
}
void
bba_onclose(struct am7930_softc *sc)
{
}
void
bba_reset(struct bba_softc *sc, int reset)
{
uint32_t ssr;
/* disable any DMA and reset the codec */
ssr = bus_space_read_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR);
ssr &= ~(IOASIC_CSR_DMAEN_ISDN_T | IOASIC_CSR_DMAEN_ISDN_R);
if (reset)
ssr &= ~IOASIC_CSR_ISDN_ENABLE;
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR, ssr);
DELAY(10); /* 400ns required for codec to reset */
/* initialise DMA pointers */
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_X_DMAPTR, 0);
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_X_NEXTPTR, 0);
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_R_DMAPTR, 0);
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_R_NEXTPTR, 0);
/* take out of reset state */
if (reset) {
ssr |= IOASIC_CSR_ISDN_ENABLE;
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR, ssr);
}
}
void *
bba_allocm(void *v, int direction, size_t size, int mtype, int flags)
{
struct bba_softc *sc = v;
bus_dma_segment_t seg;
int rseg;
caddr_t kva;
struct bba_mem *m;
int w;
int state;
DPRINTF(("bba_allocm: size = %zu\n", size));
state = 0;
w = (flags & M_NOWAIT) ? BUS_DMA_NOWAIT : BUS_DMA_WAITOK;
if (bus_dmamem_alloc(sc->sc_dmat, size, BBA_DMABUF_ALIGN,
BBA_DMABUF_BOUNDARY, &seg, 1, &rseg, w)) {
printf("%s: can't allocate DMA buffer\n",
sc->sc_am7930.sc_dev.dv_xname);
goto bad;
}
state |= 1;
if (bus_dmamem_map(sc->sc_dmat, &seg, rseg, size,
&kva, w | BUS_DMA_COHERENT)) {
printf("%s: can't map DMA buffer\n",
sc->sc_am7930.sc_dev.dv_xname);
goto bad;
}
state |= 2;
m = malloc(sizeof(struct bba_mem), mtype, flags | M_CANFAIL);
if (m == NULL)
goto bad;
m->addr = seg.ds_addr;
m->size = seg.ds_len;
m->kva = kva;
m->next = sc->sc_mem_head;
sc->sc_mem_head = m;
return (void *)kva;
bad:
if (state & 2)
bus_dmamem_unmap(sc->sc_dmat, kva, size);
if (state & 1)
bus_dmamem_free(sc->sc_dmat, &seg, 1);
return NULL;
}
void
bba_freem(void *v, void *ptr, int mtype)
{
struct bba_softc *sc = v;
struct bba_mem **mp, *m;
bus_dma_segment_t seg;
void *kva;
kva = (void *)ptr;
for (mp = &sc->sc_mem_head; *mp && (*mp)->kva != kva; mp = &(*mp)->next)
continue;
m = *mp;
if (m == NULL) {
printf("bba_freem: freeing unallocated memory\n");
return;
}
*mp = m->next;
bus_dmamem_unmap(sc->sc_dmat, kva, m->size);
seg.ds_addr = m->addr;
seg.ds_len = m->size;
bus_dmamem_free(sc->sc_dmat, &seg, 1);
free(m, mtype);
}
size_t
bba_round_buffersize(void *v, int direction, size_t size)
{
DPRINTF(("bba_round_buffersize: size=%zu\n", size));
return size > BBA_DMABUF_SIZE ? BBA_DMABUF_SIZE :
roundup(size, IOASIC_DMA_BLOCKSIZE);
}
int
bba_halt_output(void *v)
{
struct bba_softc *sc = v;
struct bba_dma_state *d;
uint32_t ssr;
mtx_enter(&audio_lock);
d = &sc->sc_tx_dma_state;
/* disable any DMA */
ssr = bus_space_read_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR);
ssr &= ~IOASIC_CSR_DMAEN_ISDN_T;
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR, ssr);
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_X_DMAPTR, 0);
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_X_NEXTPTR, 0);
mtx_leave(&audio_lock);
if (d->active) {
bus_dmamap_sync(sc->sc_dmat, d->dmam, 0, d->size,
BUS_DMASYNC_POSTWRITE);
bus_dmamap_unload(sc->sc_dmat, d->dmam);
bus_dmamap_destroy(sc->sc_dmat, d->dmam);
d->active = 0;
}
return 0;
}
int
bba_halt_input(void *v)
{
struct bba_softc *sc = v;
struct bba_dma_state *d;
uint32_t ssr;
mtx_enter(&audio_lock);
d = &sc->sc_rx_dma_state;
/* disable any DMA */
ssr = bus_space_read_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR);
ssr &= ~IOASIC_CSR_DMAEN_ISDN_R;
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR, ssr);
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_R_DMAPTR, 0);
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_R_NEXTPTR, 0);
mtx_leave(&audio_lock);
if (d->active) {
bus_dmamap_sync(sc->sc_dmat, d->dmam, 0, d->size,
BUS_DMASYNC_POSTREAD);
bus_dmamap_unload(sc->sc_dmat, d->dmam);
bus_dmamap_destroy(sc->sc_dmat, d->dmam);
d->active = 0;
}
return 0;
}
int
bba_getdev(void *v, struct audio_device *retp)
{
*retp = bba_device;
return 0;
}
int
bba_trigger_output(void *v, void *start, void *end, int blksize,
void (*intr)(void *), void *arg, struct audio_params *param)
{
struct bba_softc *sc = v;
struct bba_dma_state *d;
uint32_t ssr;
tc_addr_t phys, nphys;
int state;
DPRINTF(("bba_trigger_output: sc=%p start=%p end=%p blksize=%d intr=%p(%p)\n",
sc, start, end, blksize, intr, arg));
d = &sc->sc_tx_dma_state;
state = 0;
/* disable any DMA */
ssr = bus_space_read_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR);
ssr &= ~IOASIC_CSR_DMAEN_ISDN_T;
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR, ssr);
d->size = (vaddr_t)end - (vaddr_t)start;
if (bus_dmamap_create(sc->sc_dmat, d->size,
BBA_MAX_DMA_SEGMENTS, IOASIC_DMA_BLOCKSIZE,
BBA_DMABUF_BOUNDARY, BUS_DMA_NOWAIT, &d->dmam)) {
printf("bba_trigger_output: can't create DMA map\n");
goto bad;
}
state |= 1;
if (bus_dmamap_load(sc->sc_dmat, d->dmam, start, d->size, NULL,
BUS_DMA_WRITE | BUS_DMA_NOWAIT)) {
printf("bba_trigger_output: can't load DMA map\n");
goto bad;
}
bus_dmamap_sync(sc->sc_dmat, d->dmam, 0, d->size, BUS_DMASYNC_PREWRITE);
state |= 2;
d->intr = intr;
d->intr_arg = arg;
d->curseg = 1;
/* get physical address of buffer start */
phys = (tc_addr_t)d->dmam->dm_segs[0].ds_addr;
nphys = (tc_addr_t)d->dmam->dm_segs[1 % d->dmam->dm_nsegs].ds_addr;
/* setup DMA pointer */
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_X_DMAPTR,
IOASIC_DMA_ADDR(phys));
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_X_NEXTPTR,
IOASIC_DMA_ADDR(nphys));
/* kick off DMA */
mtx_enter(&audio_lock);
ssr |= IOASIC_CSR_DMAEN_ISDN_T;
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR, ssr);
d->active = 1;
mtx_leave(&audio_lock);
return 0;
bad:
if (state & 2)
bus_dmamap_unload(sc->sc_dmat, d->dmam);
if (state & 1)
bus_dmamap_destroy(sc->sc_dmat, d->dmam);
return 1;
}
int
bba_trigger_input(void *v, void *start, void *end, int blksize,
void (*intr)(void *), void *arg, struct audio_params *param)
{
struct bba_softc *sc = v;
struct bba_dma_state *d;
uint32_t ssr;
tc_addr_t phys, nphys;
int state;
DPRINTF(("bba_trigger_input: sc=%p start=%p end=%p blksize=%d intr=%p(%p)\n",
sc, start, end, blksize, intr, arg));
d = &sc->sc_rx_dma_state;
state = 0;
/* disable any DMA */
ssr = bus_space_read_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR);
ssr &= ~IOASIC_CSR_DMAEN_ISDN_R;
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR, ssr);
d->size = (vaddr_t)end - (vaddr_t)start;
if (bus_dmamap_create(sc->sc_dmat, d->size,
BBA_MAX_DMA_SEGMENTS, IOASIC_DMA_BLOCKSIZE,
BBA_DMABUF_BOUNDARY, BUS_DMA_NOWAIT, &d->dmam)) {
printf("bba_trigger_input: can't create DMA map\n");
goto bad;
}
state |= 1;
if (bus_dmamap_load(sc->sc_dmat, d->dmam, start, d->size, NULL,
BUS_DMA_READ | BUS_DMA_NOWAIT)) {
printf("bba_trigger_input: can't load DMA map\n");
goto bad;
}
bus_dmamap_sync(sc->sc_dmat, d->dmam, 0, d->size, BUS_DMASYNC_PREREAD);
state |= 2;
d->intr = intr;
d->intr_arg = arg;
d->curseg = 1;
/* get physical address of buffer start */
phys = (tc_addr_t)d->dmam->dm_segs[0].ds_addr;
nphys = (tc_addr_t)d->dmam->dm_segs[1 % d->dmam->dm_nsegs].ds_addr;
/* setup DMA pointer */
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_R_DMAPTR,
IOASIC_DMA_ADDR(phys));
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_ISDN_R_NEXTPTR,
IOASIC_DMA_ADDR(nphys));
/* kick off DMA */
mtx_enter(&audio_lock);
ssr |= IOASIC_CSR_DMAEN_ISDN_R;
bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_CSR, ssr);
d->active = 1;
mtx_leave(&audio_lock);
return 0;
bad:
if (state & 2)
bus_dmamap_unload(sc->sc_dmat, d->dmam);
if (state & 1)
bus_dmamap_destroy(sc->sc_dmat, d->dmam);
return 1;
}
int
bba_intr(void *v)
{
struct bba_softc *sc = v;
struct bba_dma_state *d;
tc_addr_t nphys;
int mask;
mtx_enter(&audio_lock);
mask = bus_space_read_4(sc->sc_bst, sc->sc_bsh, IOASIC_INTR);
if (mask & IOASIC_INTR_ISDN_TXLOAD) {
d = &sc->sc_tx_dma_state;
d->curseg = (d->curseg+1) % d->dmam->dm_nsegs;
nphys = (tc_addr_t)d->dmam->dm_segs[d->curseg].ds_addr;
bus_space_write_4(sc->sc_bst, sc->sc_bsh,
IOASIC_ISDN_X_NEXTPTR, IOASIC_DMA_ADDR(nphys));
if (d->intr != NULL)
(*d->intr)(d->intr_arg);
}
if (mask & IOASIC_INTR_ISDN_RXLOAD) {
d = &sc->sc_rx_dma_state;
d->curseg = (d->curseg+1) % d->dmam->dm_nsegs;
nphys = (tc_addr_t)d->dmam->dm_segs[d->curseg].ds_addr;
bus_space_write_4(sc->sc_bst, sc->sc_bsh,
IOASIC_ISDN_R_NEXTPTR, IOASIC_DMA_ADDR(nphys));
if (d->intr != NULL)
(*d->intr)(d->intr_arg);
}
mtx_leave(&audio_lock);
return 0;
}
int
bba_get_props(void *v)
{
return AUDIO_PROP_MMAP | am7930_get_props(v);
}
paddr_t
bba_mappage(void *v, void *mem, off_t offset, int prot)
{
struct bba_softc *sc = v;
struct bba_mem **mp;
bus_dma_segment_t seg;
if (offset < 0)
return -1;
for (mp = &sc->sc_mem_head; *mp && (*mp)->kva != mem;
mp = &(*mp)->next)
continue;
if (*mp == NULL)
return -1;
seg.ds_addr = (*mp)->addr;
seg.ds_len = (*mp)->size;
return bus_dmamem_mmap(sc->sc_dmat, &seg, 1, offset,
prot, BUS_DMA_WAITOK);
}
void
bba_input_conv(void *v, u_char *p, int cc)
{
struct bba_softc *sc = v;
u_char *p0 = p;
int cc0 = cc;
uint32_t *q = (uint32_t *)p;
DPRINTF(("bba_input_conv(): v=%p p=%p cc=%d\n", v, p, cc));
/* convert data from dma stream - one byte per longword<23:16> */
#ifdef __alpha__
/* try to avoid smaller than 32 bit accesses whenever possible */
if (((vaddr_t)p & 3) == 0) {
while (cc >= 4) {
uint32_t fp;
/* alpha is little endian */
fp = (*q++ >> 16) & 0xff;
fp |= ((*q++ >> 16) & 0xff) << 8;
fp |= ((*q++ >> 16) & 0xff) << 16;
fp |= ((*q++ >> 16) & 0xff) << 24;
*(uint32_t *)p = fp;
p += 4;
cc -= 4;
}
}
#endif
while (--cc >= 0)
*p++ = (*q++ >> 16) & 0xff;
/* convert mulaw data to expected encoding if necessary */
if (sc->sc_am7930.rec_sw_code != NULL)
(*sc->sc_am7930.rec_sw_code)(v, p0, cc0);
}
void
bba_output_conv(void *v, u_char *p, int cc)
{
struct bba_softc *sc = v;
uint32_t *q = (uint32_t *)p;
DPRINTF(("bba_output_conv(): v=%p p=%p cc=%d\n", v, p, cc));
/* convert data to mulaw first if necessary */
if (sc->sc_am7930.play_sw_code != NULL)
(*sc->sc_am7930.play_sw_code)(v, p, cc);
/* convert data to dma stream - one byte per longword<23:16> */
p += cc;
q += cc;
#ifdef __alpha__
/* try to avoid smaller than 32 bit accesses whenever possible */
if (((vaddr_t)p & 3) == 0) {
while (cc >= 4) {
uint32_t fp;
p -= 4;
fp = *(uint32_t *)p;
/* alpha is little endian */
*--q = ((fp >> 24) & 0xff) << 16;
*--q = ((fp >> 16) & 0xff) << 16;
*--q = ((fp >> 8) & 0xff) << 16;
*--q = (fp & 0xff) << 16;
cc -= 4;
}
}
#endif
while (--cc >= 0)
*--q = *--p << 16;
}
int
bba_round_blocksize(void *v, int blk)
{
return IOASIC_DMA_BLOCKSIZE;
}
/* indirect write */
void
bba_codec_iwrite(struct am7930_softc *sc, int reg, uint8_t val)
{
DPRINTF(("bba_codec_iwrite(): sc=%p, reg=%02x, val=%02x\n", sc, reg, val));
bba_codec_dwrite(sc, AM7930_DREG_CR, reg);
bba_codec_dwrite(sc, AM7930_DREG_DR, val);
}
void
bba_codec_iwrite16(struct am7930_softc *sc, int reg, uint16_t val)
{
DPRINTF(("bba_codec_iwrite16(): sc=%p, reg=%02x, val=%04x\n", sc, reg, val));
bba_codec_dwrite(sc, AM7930_DREG_CR, reg);
bba_codec_dwrite(sc, AM7930_DREG_DR, val);
bba_codec_dwrite(sc, AM7930_DREG_DR, val >> 8);
}
/* indirect read */
uint8_t
bba_codec_iread(struct am7930_softc *sc, int reg)
{
uint8_t val;
DPRINTF(("bba_codec_iread(): sc=%p, reg=%02x\n", sc, reg));
bba_codec_dwrite(sc, AM7930_DREG_CR, reg);
val = bba_codec_dread(sc, AM7930_DREG_DR);
DPRINTF(("read 0x%02x (%d)\n", val, val));
return val;
}
uint16_t
bba_codec_iread16(struct am7930_softc *sc, int reg)
{
uint16_t val;
DPRINTF(("bba_codec_iread16(): sc=%p, reg=%02x\n", sc, reg));
bba_codec_dwrite(sc, AM7930_DREG_CR, reg);
val = bba_codec_dread(sc, AM7930_DREG_DR);
val |= bba_codec_dread(sc, AM7930_DREG_DR) << 8;
return val;
}
/* direct write */
void
bba_codec_dwrite(struct am7930_softc *asc, int reg, uint8_t val)
{
struct bba_softc *sc = (struct bba_softc *)asc;
#if defined(__alpha__)
bus_space_write_4(sc->sc_bst, sc->sc_codec_bsh, reg << 2, val << 8);
#else
bus_space_write_4(sc->sc_bst, sc->sc_codec_bsh, reg << 6, val);
#endif
}
/* direct read */
uint8_t
bba_codec_dread(struct am7930_softc *asc, int reg)
{
struct bba_softc *sc = (struct bba_softc *)asc;
#if defined(__alpha__)
return (bus_space_read_4(sc->sc_bst, sc->sc_codec_bsh, reg << 2) >> 8) &
0xff;
#else
return bus_space_read_4(sc->sc_bst, sc->sc_codec_bsh, reg << 6) & 0xff;
#endif
}
|