1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
|
/* $OpenBSD: if_url.c,v 1.69 2014/07/12 07:59:23 mpi Exp $ */
/* $NetBSD: if_url.c,v 1.6 2002/09/29 10:19:21 martin Exp $ */
/*
* Copyright (c) 2001, 2002
* Shingo WATANABE <nabe@nabechan.org>. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the author nor the names of any co-contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
*/
/*
* The RTL8150L(Realtek USB to fast ethernet controller) spec can be found at
* ftp://ftp.realtek.com.tw/lancard/data_sheet/8150/8150v14.pdf
* ftp://152.104.125.40/lancard/data_sheet/8150/8150v14.pdf
*/
/*
* TODO:
* Interrupt Endpoint support
* External PHYs
*/
#include "bpfilter.h"
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/rwlock.h>
#include <sys/mbuf.h>
#include <sys/kernel.h>
#include <sys/socket.h>
#include <sys/device.h>
#include <net/if.h>
#include <net/if_arp.h>
#include <net/if_dl.h>
#include <net/if_media.h>
#if NBPFILTER > 0
#include <net/bpf.h>
#endif
#ifdef INET
#include <netinet/in.h>
#include <netinet/in_systm.h>
#include <netinet/ip.h>
#include <netinet/if_ether.h>
#endif
#include <dev/mii/mii.h>
#include <dev/mii/miivar.h>
#include <dev/mii/urlphyreg.h>
#include <dev/usb/usb.h>
#include <dev/usb/usbdi.h>
#include <dev/usb/usbdi_util.h>
#include <dev/usb/usbdevs.h>
#include <dev/usb/if_urlreg.h>
int url_match(struct device *, void *, void *);
void url_attach(struct device *, struct device *, void *);
int url_detach(struct device *, int);
struct cfdriver url_cd = {
NULL, "url", DV_IFNET
};
const struct cfattach url_ca = {
sizeof(struct url_softc), url_match, url_attach, url_detach
};
int url_openpipes(struct url_softc *);
int url_rx_list_init(struct url_softc *);
int url_tx_list_init(struct url_softc *);
int url_newbuf(struct url_softc *, struct url_chain *, struct mbuf *);
void url_start(struct ifnet *);
int url_send(struct url_softc *, struct mbuf *, int);
void url_txeof(struct usbd_xfer *, void *, usbd_status);
void url_rxeof(struct usbd_xfer *, void *, usbd_status);
void url_tick(void *);
void url_tick_task(void *);
int url_ioctl(struct ifnet *, u_long, caddr_t);
void url_stop_task(struct url_softc *);
void url_stop(struct ifnet *, int);
void url_watchdog(struct ifnet *);
int url_ifmedia_change(struct ifnet *);
void url_ifmedia_status(struct ifnet *, struct ifmediareq *);
void url_lock_mii(struct url_softc *);
void url_unlock_mii(struct url_softc *);
int url_int_miibus_readreg(struct device *, int, int);
void url_int_miibus_writereg(struct device *, int, int, int);
void url_miibus_statchg(struct device *);
int url_init(struct ifnet *);
void url_iff(struct url_softc *);
void url_reset(struct url_softc *);
int url_csr_read_1(struct url_softc *, int);
int url_csr_read_2(struct url_softc *, int);
int url_csr_write_1(struct url_softc *, int, int);
int url_csr_write_2(struct url_softc *, int, int);
int url_csr_write_4(struct url_softc *, int, int);
int url_mem(struct url_softc *, int, int, void *, int);
/* Macros */
#ifdef URL_DEBUG
#define DPRINTF(x) do { if (urldebug) printf x; } while (0)
#define DPRINTFN(n,x) do { if (urldebug >= (n)) printf x; } while (0)
int urldebug = 0;
#else
#define DPRINTF(x)
#define DPRINTFN(n,x)
#endif
#define URL_SETBIT(sc, reg, x) \
url_csr_write_1(sc, reg, url_csr_read_1(sc, reg) | (x))
#define URL_SETBIT2(sc, reg, x) \
url_csr_write_2(sc, reg, url_csr_read_2(sc, reg) | (x))
#define URL_CLRBIT(sc, reg, x) \
url_csr_write_1(sc, reg, url_csr_read_1(sc, reg) & ~(x))
#define URL_CLRBIT2(sc, reg, x) \
url_csr_write_2(sc, reg, url_csr_read_2(sc, reg) & ~(x))
static const struct url_type {
struct usb_devno url_dev;
u_int16_t url_flags;
#define URL_EXT_PHY 0x0001
} url_devs [] = {
{{ USB_VENDOR_ABOCOM, USB_PRODUCT_ABOCOM_LCS8138TX}, 0},
{{ USB_VENDOR_ABOCOM, USB_PRODUCT_ABOCOM_RTL8151}, 0},
{{ USB_VENDOR_MELCO, USB_PRODUCT_MELCO_LUAKTX }, 0},
{{ USB_VENDOR_MICRONET, USB_PRODUCT_MICRONET_SP128AR}, 0},
{{ USB_VENDOR_OQO, USB_PRODUCT_OQO_ETHER01}, 0},
{{ USB_VENDOR_REALTEK, USB_PRODUCT_REALTEK_RTL8150}, 0},
{{ USB_VENDOR_REALTEK, USB_PRODUCT_REALTEK_RTL8151}, 0},
{{ USB_VENDOR_ZYXEL, USB_PRODUCT_ZYXEL_PRESTIGE}, 0}
};
#define url_lookup(v, p) ((struct url_type *)usb_lookup(url_devs, v, p))
/* Probe */
int
url_match(struct device *parent, void *match, void *aux)
{
struct usb_attach_arg *uaa = aux;
if (uaa->iface != NULL)
return (UMATCH_NONE);
return (url_lookup(uaa->vendor, uaa->product) != NULL ?
UMATCH_VENDOR_PRODUCT : UMATCH_NONE);
}
/* Attach */
void
url_attach(struct device *parent, struct device *self, void *aux)
{
struct url_softc *sc = (struct url_softc *)self;
struct usb_attach_arg *uaa = aux;
struct usbd_device *dev = uaa->device;
struct usbd_interface *iface;
usbd_status err;
usb_interface_descriptor_t *id;
usb_endpoint_descriptor_t *ed;
char *devname = sc->sc_dev.dv_xname;
struct ifnet *ifp;
struct mii_data *mii;
u_char eaddr[ETHER_ADDR_LEN];
int i, s;
sc->sc_udev = dev;
/* Move the device into the configured state. */
err = usbd_set_config_no(dev, URL_CONFIG_NO, 1);
if (err) {
printf("%s: setting config no failed\n", devname);
goto bad;
}
usb_init_task(&sc->sc_tick_task, url_tick_task, sc,
USB_TASK_TYPE_GENERIC);
rw_init(&sc->sc_mii_lock, "urlmii");
usb_init_task(&sc->sc_stop_task, (void (*)(void *)) url_stop_task, sc,
USB_TASK_TYPE_GENERIC);
/* get control interface */
err = usbd_device2interface_handle(dev, URL_IFACE_INDEX, &iface);
if (err) {
printf("%s: failed to get interface, err=%s\n", devname,
usbd_errstr(err));
goto bad;
}
sc->sc_ctl_iface = iface;
sc->sc_flags = url_lookup(uaa->vendor, uaa->product)->url_flags;
/* get interface descriptor */
id = usbd_get_interface_descriptor(sc->sc_ctl_iface);
/* find endpoints */
sc->sc_bulkin_no = sc->sc_bulkout_no = sc->sc_intrin_no = -1;
for (i = 0; i < id->bNumEndpoints; i++) {
ed = usbd_interface2endpoint_descriptor(sc->sc_ctl_iface, i);
if (ed == NULL) {
printf("%s: couldn't get endpoint %d\n", devname, i);
goto bad;
}
if ((ed->bmAttributes & UE_XFERTYPE) == UE_BULK &&
UE_GET_DIR(ed->bEndpointAddress) == UE_DIR_IN)
sc->sc_bulkin_no = ed->bEndpointAddress; /* RX */
else if ((ed->bmAttributes & UE_XFERTYPE) == UE_BULK &&
UE_GET_DIR(ed->bEndpointAddress) == UE_DIR_OUT)
sc->sc_bulkout_no = ed->bEndpointAddress; /* TX */
else if ((ed->bmAttributes & UE_XFERTYPE) == UE_INTERRUPT &&
UE_GET_DIR(ed->bEndpointAddress) == UE_DIR_IN)
sc->sc_intrin_no = ed->bEndpointAddress; /* Status */
}
if (sc->sc_bulkin_no == -1 || sc->sc_bulkout_no == -1 ||
sc->sc_intrin_no == -1) {
printf("%s: missing endpoint\n", devname);
goto bad;
}
s = splnet();
/* reset the adapter */
url_reset(sc);
/* Get Ethernet Address */
err = url_mem(sc, URL_CMD_READMEM, URL_IDR0, (void *)eaddr,
ETHER_ADDR_LEN);
if (err) {
printf("%s: read MAC address failed\n", devname);
splx(s);
goto bad;
}
/* Print Ethernet Address */
printf("%s: address %s\n", devname, ether_sprintf(eaddr));
bcopy(eaddr, (char *)&sc->sc_ac.ac_enaddr, ETHER_ADDR_LEN);
/* initialize interface information */
ifp = GET_IFP(sc);
ifp->if_softc = sc;
strlcpy(ifp->if_xname, devname, IFNAMSIZ);
ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST;
ifp->if_start = url_start;
ifp->if_ioctl = url_ioctl;
ifp->if_watchdog = url_watchdog;
IFQ_SET_READY(&ifp->if_snd);
ifp->if_capabilities = IFCAP_VLAN_MTU;
/*
* Do ifmedia setup.
*/
mii = &sc->sc_mii;
mii->mii_ifp = ifp;
mii->mii_readreg = url_int_miibus_readreg;
mii->mii_writereg = url_int_miibus_writereg;
#if 0
if (sc->sc_flags & URL_EXT_PHY) {
mii->mii_readreg = url_ext_miibus_readreg;
mii->mii_writereg = url_ext_miibus_writereg;
}
#endif
mii->mii_statchg = url_miibus_statchg;
mii->mii_flags = MIIF_AUTOTSLEEP;
ifmedia_init(&mii->mii_media, 0,
url_ifmedia_change, url_ifmedia_status);
mii_attach(self, mii, 0xffffffff, MII_PHY_ANY, MII_OFFSET_ANY, 0);
if (LIST_FIRST(&mii->mii_phys) == NULL) {
ifmedia_add(&mii->mii_media, IFM_ETHER | IFM_NONE, 0, NULL);
ifmedia_set(&mii->mii_media, IFM_ETHER | IFM_NONE);
} else
ifmedia_set(&mii->mii_media, IFM_ETHER | IFM_AUTO);
/* attach the interface */
if_attach(ifp);
ether_ifattach(ifp);
timeout_set(&sc->sc_stat_ch, url_tick, sc);
splx(s);
return;
bad:
usbd_deactivate(sc->sc_udev);
}
/* detach */
int
url_detach(struct device *self, int flags)
{
struct url_softc *sc = (struct url_softc *)self;
struct ifnet *ifp = GET_IFP(sc);
int s;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
if (timeout_initialized(&sc->sc_stat_ch))
timeout_del(&sc->sc_stat_ch);
/* Remove any pending tasks */
usb_rem_task(sc->sc_udev, &sc->sc_tick_task);
usb_rem_task(sc->sc_udev, &sc->sc_stop_task);
s = splusb();
if (--sc->sc_refcnt >= 0) {
/* Wait for processes to go away */
usb_detach_wait(&sc->sc_dev);
}
if (ifp->if_flags & IFF_RUNNING)
url_stop(GET_IFP(sc), 1);
mii_detach(&sc->sc_mii, MII_PHY_ANY, MII_OFFSET_ANY);
ifmedia_delete_instance(&sc->sc_mii.mii_media, IFM_INST_ANY);
if (ifp->if_softc != NULL) {
ether_ifdetach(ifp);
if_detach(ifp);
}
#ifdef DIAGNOSTIC
if (sc->sc_pipe_tx != NULL)
printf("%s: detach has active tx endpoint.\n",
sc->sc_dev.dv_xname);
if (sc->sc_pipe_rx != NULL)
printf("%s: detach has active rx endpoint.\n",
sc->sc_dev.dv_xname);
if (sc->sc_pipe_intr != NULL)
printf("%s: detach has active intr endpoint.\n",
sc->sc_dev.dv_xname);
#endif
splx(s);
return (0);
}
/* read/write memory */
int
url_mem(struct url_softc *sc, int cmd, int offset, void *buf, int len)
{
usb_device_request_t req;
usbd_status err;
if (sc == NULL)
return (0);
DPRINTFN(0x200,
("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
if (usbd_is_dying(sc->sc_udev))
return (0);
if (cmd == URL_CMD_READMEM)
req.bmRequestType = UT_READ_VENDOR_DEVICE;
else
req.bmRequestType = UT_WRITE_VENDOR_DEVICE;
req.bRequest = URL_REQ_MEM;
USETW(req.wValue, offset);
USETW(req.wIndex, 0x0000);
USETW(req.wLength, len);
sc->sc_refcnt++;
err = usbd_do_request(sc->sc_udev, &req, buf);
if (--sc->sc_refcnt < 0)
usb_detach_wakeup(&sc->sc_dev);
if (err) {
DPRINTF(("%s: url_mem(): %s failed. off=%04x, err=%d\n",
sc->sc_dev.dv_xname,
cmd == URL_CMD_READMEM ? "read" : "write",
offset, err));
}
return (err);
}
/* read 1byte from register */
int
url_csr_read_1(struct url_softc *sc, int reg)
{
u_int8_t val = 0;
DPRINTFN(0x100,
("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
return (url_mem(sc, URL_CMD_READMEM, reg, &val, 1) ? 0 : val);
}
/* read 2bytes from register */
int
url_csr_read_2(struct url_softc *sc, int reg)
{
uWord val;
DPRINTFN(0x100,
("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
USETW(val, 0);
return (url_mem(sc, URL_CMD_READMEM, reg, &val, 2) ? 0 : UGETW(val));
}
/* write 1byte to register */
int
url_csr_write_1(struct url_softc *sc, int reg, int aval)
{
u_int8_t val = aval;
DPRINTFN(0x100,
("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
return (url_mem(sc, URL_CMD_WRITEMEM, reg, &val, 1) ? -1 : 0);
}
/* write 2bytes to register */
int
url_csr_write_2(struct url_softc *sc, int reg, int aval)
{
uWord val;
DPRINTFN(0x100,
("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
USETW(val, aval);
return (url_mem(sc, URL_CMD_WRITEMEM, reg, &val, 2) ? -1 : 0);
}
/* write 4bytes to register */
int
url_csr_write_4(struct url_softc *sc, int reg, int aval)
{
uDWord val;
DPRINTFN(0x100,
("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
USETDW(val, aval);
return (url_mem(sc, URL_CMD_WRITEMEM, reg, &val, 4) ? -1 : 0);
}
int
url_init(struct ifnet *ifp)
{
struct url_softc *sc = ifp->if_softc;
struct mii_data *mii = GET_MII(sc);
u_char *eaddr;
int i, s;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
s = splnet();
/* Cancel pending I/O and free all TX/RX buffers */
url_stop(ifp, 1);
eaddr = sc->sc_ac.ac_enaddr;
for (i = 0; i < ETHER_ADDR_LEN; i++)
url_csr_write_1(sc, URL_IDR0 + i, eaddr[i]);
/* Init transmission control register */
URL_CLRBIT(sc, URL_TCR,
URL_TCR_TXRR1 | URL_TCR_TXRR0 |
URL_TCR_IFG1 | URL_TCR_IFG0 |
URL_TCR_NOCRC);
/* Init receive control register */
URL_SETBIT2(sc, URL_RCR, URL_RCR_TAIL);
/* Initialize transmit ring */
if (url_tx_list_init(sc) == ENOBUFS) {
printf("%s: tx list init failed\n", sc->sc_dev.dv_xname);
splx(s);
return (EIO);
}
/* Initialize receive ring */
if (url_rx_list_init(sc) == ENOBUFS) {
printf("%s: rx list init failed\n", sc->sc_dev.dv_xname);
splx(s);
return (EIO);
}
/* Program promiscuous mode and multicast filters */
url_iff(sc);
/* Enable RX and TX */
URL_SETBIT(sc, URL_CR, URL_CR_TE | URL_CR_RE);
mii_mediachg(mii);
if (sc->sc_pipe_tx == NULL || sc->sc_pipe_rx == NULL) {
if (url_openpipes(sc)) {
splx(s);
return (EIO);
}
}
ifp->if_flags |= IFF_RUNNING;
ifp->if_flags &= ~IFF_OACTIVE;
splx(s);
timeout_add_sec(&sc->sc_stat_ch, 1);
return (0);
}
void
url_reset(struct url_softc *sc)
{
int i;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
if (usbd_is_dying(sc->sc_udev))
return;
URL_SETBIT(sc, URL_CR, URL_CR_SOFT_RST);
for (i = 0; i < URL_TX_TIMEOUT; i++) {
if (!(url_csr_read_1(sc, URL_CR) & URL_CR_SOFT_RST))
break;
delay(10); /* XXX */
}
delay(10000); /* XXX */
}
void
url_iff(struct url_softc *sc)
{
struct ifnet *ifp = GET_IFP(sc);
struct arpcom *ac = &sc->sc_ac;
struct ether_multi *enm;
struct ether_multistep step;
u_int32_t hashes[2];
u_int16_t rcr;
int h = 0;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
if (usbd_is_dying(sc->sc_udev))
return;
rcr = url_csr_read_2(sc, URL_RCR);
rcr &= ~(URL_RCR_AAM | URL_RCR_AAP | URL_RCR_AB | URL_RCR_AD |
URL_RCR_AM);
bzero(hashes, sizeof(hashes));
ifp->if_flags &= ~IFF_ALLMULTI;
/*
* Always accept broadcast frames.
* Always accept frames destined to our station address.
*/
rcr |= URL_RCR_AB | URL_RCR_AD;
if (ifp->if_flags & IFF_PROMISC || ac->ac_multirangecnt > 0) {
ifp->if_flags |= IFF_ALLMULTI;
rcr |= URL_RCR_AAM;
if (ifp->if_flags & IFF_PROMISC)
rcr |= URL_RCR_AAP;
} else {
rcr |= URL_RCR_AM;
/* now program new ones */
ETHER_FIRST_MULTI(step, ac, enm);
while (enm != NULL) {
h = ether_crc32_be(enm->enm_addrlo,
ETHER_ADDR_LEN) >> 26;
if (h < 32)
hashes[0] |= (1 << h);
else
hashes[1] |= (1 << (h - 32));
ETHER_NEXT_MULTI(step, enm);
}
}
url_csr_write_4(sc, URL_MAR0, hashes[0]);
url_csr_write_4(sc, URL_MAR4, hashes[1]);
url_csr_write_2(sc, URL_RCR, rcr);
}
int
url_openpipes(struct url_softc *sc)
{
struct url_chain *c;
usbd_status err;
int i;
int error = 0;
if (usbd_is_dying(sc->sc_udev))
return (EIO);
sc->sc_refcnt++;
/* Open RX pipe */
err = usbd_open_pipe(sc->sc_ctl_iface, sc->sc_bulkin_no,
USBD_EXCLUSIVE_USE, &sc->sc_pipe_rx);
if (err) {
printf("%s: open rx pipe failed: %s\n",
sc->sc_dev.dv_xname, usbd_errstr(err));
error = EIO;
goto done;
}
/* Open TX pipe */
err = usbd_open_pipe(sc->sc_ctl_iface, sc->sc_bulkout_no,
USBD_EXCLUSIVE_USE, &sc->sc_pipe_tx);
if (err) {
printf("%s: open tx pipe failed: %s\n",
sc->sc_dev.dv_xname, usbd_errstr(err));
error = EIO;
goto done;
}
#if 0
/* XXX: interrupt endpoint is not yet supported */
/* Open Interrupt pipe */
err = usbd_open_pipe_intr(sc->sc_ctl_iface, sc->sc_intrin_no,
USBD_EXCLUSIVE_USE, &sc->sc_pipe_intr, sc,
&sc->sc_cdata.url_ibuf, URL_INTR_PKGLEN,
url_intr, URL_INTR_INTERVAL);
if (err) {
printf("%s: open intr pipe failed: %s\n",
sc->sc_dev.dv_xname, usbd_errstr(err));
error = EIO;
goto done;
}
#endif
/* Start up the receive pipe. */
for (i = 0; i < URL_RX_LIST_CNT; i++) {
c = &sc->sc_cdata.url_rx_chain[i];
usbd_setup_xfer(c->url_xfer, sc->sc_pipe_rx,
c, c->url_buf, URL_BUFSZ,
USBD_SHORT_XFER_OK | USBD_NO_COPY,
USBD_NO_TIMEOUT, url_rxeof);
(void)usbd_transfer(c->url_xfer);
DPRINTF(("%s: %s: start read\n", sc->sc_dev.dv_xname,
__func__));
}
done:
if (--sc->sc_refcnt < 0)
usb_detach_wakeup(&sc->sc_dev);
return (error);
}
int
url_newbuf(struct url_softc *sc, struct url_chain *c, struct mbuf *m)
{
struct mbuf *m_new = NULL;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
if (m == NULL) {
MGETHDR(m_new, M_DONTWAIT, MT_DATA);
if (m_new == NULL) {
printf("%s: no memory for rx list "
"-- packet dropped!\n", sc->sc_dev.dv_xname);
return (ENOBUFS);
}
MCLGET(m_new, M_DONTWAIT);
if (!(m_new->m_flags & M_EXT)) {
printf("%s: no memory for rx list "
"-- packet dropped!\n", sc->sc_dev.dv_xname);
m_freem(m_new);
return (ENOBUFS);
}
m_new->m_len = m_new->m_pkthdr.len = MCLBYTES;
} else {
m_new = m;
m_new->m_len = m_new->m_pkthdr.len = MCLBYTES;
m_new->m_data = m_new->m_ext.ext_buf;
}
m_adj(m_new, ETHER_ALIGN);
c->url_mbuf = m_new;
return (0);
}
int
url_rx_list_init(struct url_softc *sc)
{
struct url_cdata *cd;
struct url_chain *c;
int i;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
cd = &sc->sc_cdata;
for (i = 0; i < URL_RX_LIST_CNT; i++) {
c = &cd->url_rx_chain[i];
c->url_sc = sc;
c->url_idx = i;
if (url_newbuf(sc, c, NULL) == ENOBUFS)
return (ENOBUFS);
if (c->url_xfer == NULL) {
c->url_xfer = usbd_alloc_xfer(sc->sc_udev);
if (c->url_xfer == NULL)
return (ENOBUFS);
c->url_buf = usbd_alloc_buffer(c->url_xfer, URL_BUFSZ);
if (c->url_buf == NULL) {
usbd_free_xfer(c->url_xfer);
return (ENOBUFS);
}
}
}
return (0);
}
int
url_tx_list_init(struct url_softc *sc)
{
struct url_cdata *cd;
struct url_chain *c;
int i;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
cd = &sc->sc_cdata;
for (i = 0; i < URL_TX_LIST_CNT; i++) {
c = &cd->url_tx_chain[i];
c->url_sc = sc;
c->url_idx = i;
c->url_mbuf = NULL;
if (c->url_xfer == NULL) {
c->url_xfer = usbd_alloc_xfer(sc->sc_udev);
if (c->url_xfer == NULL)
return (ENOBUFS);
c->url_buf = usbd_alloc_buffer(c->url_xfer, URL_BUFSZ);
if (c->url_buf == NULL) {
usbd_free_xfer(c->url_xfer);
return (ENOBUFS);
}
}
}
return (0);
}
void
url_start(struct ifnet *ifp)
{
struct url_softc *sc = ifp->if_softc;
struct mbuf *m_head = NULL;
DPRINTF(("%s: %s: enter, link=%d\n", sc->sc_dev.dv_xname,
__func__, sc->sc_link));
if (usbd_is_dying(sc->sc_udev))
return;
if (!sc->sc_link)
return;
if (ifp->if_flags & IFF_OACTIVE)
return;
IFQ_POLL(&ifp->if_snd, m_head);
if (m_head == NULL)
return;
if (url_send(sc, m_head, 0)) {
ifp->if_flags |= IFF_OACTIVE;
return;
}
IFQ_DEQUEUE(&ifp->if_snd, m_head);
#if NBPFILTER > 0
if (ifp->if_bpf)
bpf_mtap(ifp->if_bpf, m_head, BPF_DIRECTION_OUT);
#endif
ifp->if_flags |= IFF_OACTIVE;
/* Set a timeout in case the chip goes out to lunch. */
ifp->if_timer = 5;
}
int
url_send(struct url_softc *sc, struct mbuf *m, int idx)
{
int total_len;
struct url_chain *c;
usbd_status err;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname,__func__));
c = &sc->sc_cdata.url_tx_chain[idx];
/* Copy the mbuf data into a contiguous buffer */
m_copydata(m, 0, m->m_pkthdr.len, c->url_buf);
c->url_mbuf = m;
total_len = m->m_pkthdr.len;
if (total_len < URL_MIN_FRAME_LEN) {
bzero(c->url_buf + total_len, URL_MIN_FRAME_LEN - total_len);
total_len = URL_MIN_FRAME_LEN;
}
usbd_setup_xfer(c->url_xfer, sc->sc_pipe_tx, c, c->url_buf, total_len,
USBD_FORCE_SHORT_XFER | USBD_NO_COPY,
URL_TX_TIMEOUT, url_txeof);
/* Transmit */
sc->sc_refcnt++;
err = usbd_transfer(c->url_xfer);
if (--sc->sc_refcnt < 0)
usb_detach_wakeup(&sc->sc_dev);
if (err != USBD_IN_PROGRESS) {
printf("%s: url_send error=%s\n", sc->sc_dev.dv_xname,
usbd_errstr(err));
/* Stop the interface */
usb_add_task(sc->sc_udev, &sc->sc_stop_task);
return (EIO);
}
DPRINTF(("%s: %s: send %d bytes\n", sc->sc_dev.dv_xname,
__func__, total_len));
sc->sc_cdata.url_tx_cnt++;
return (0);
}
void
url_txeof(struct usbd_xfer *xfer, void *priv, usbd_status status)
{
struct url_chain *c = priv;
struct url_softc *sc = c->url_sc;
struct ifnet *ifp = GET_IFP(sc);
int s;
if (usbd_is_dying(sc->sc_udev))
return;
s = splnet();
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
ifp->if_timer = 0;
ifp->if_flags &= ~IFF_OACTIVE;
if (status != USBD_NORMAL_COMPLETION) {
if (status == USBD_NOT_STARTED || status == USBD_CANCELLED) {
splx(s);
return;
}
ifp->if_oerrors++;
printf("%s: usb error on tx: %s\n", sc->sc_dev.dv_xname,
usbd_errstr(status));
if (status == USBD_STALLED) {
sc->sc_refcnt++;
usbd_clear_endpoint_stall_async(sc->sc_pipe_tx);
if (--sc->sc_refcnt < 0)
usb_detach_wakeup(&sc->sc_dev);
}
splx(s);
return;
}
ifp->if_opackets++;
m_freem(c->url_mbuf);
c->url_mbuf = NULL;
if (IFQ_IS_EMPTY(&ifp->if_snd) == 0)
url_start(ifp);
splx(s);
}
void
url_rxeof(struct usbd_xfer *xfer, void *priv, usbd_status status)
{
struct url_chain *c = priv;
struct url_softc *sc = c->url_sc;
struct ifnet *ifp = GET_IFP(sc);
struct mbuf *m;
u_int32_t total_len;
url_rxhdr_t rxhdr;
int s;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname,__func__));
if (usbd_is_dying(sc->sc_udev))
return;
if (status != USBD_NORMAL_COMPLETION) {
if (status == USBD_NOT_STARTED || status == USBD_CANCELLED)
return;
sc->sc_rx_errs++;
if (usbd_ratecheck(&sc->sc_rx_notice)) {
printf("%s: %u usb errors on rx: %s\n",
sc->sc_dev.dv_xname, sc->sc_rx_errs,
usbd_errstr(status));
sc->sc_rx_errs = 0;
}
if (status == USBD_STALLED) {
sc->sc_refcnt++;
usbd_clear_endpoint_stall_async(sc->sc_pipe_rx);
if (--sc->sc_refcnt < 0)
usb_detach_wakeup(&sc->sc_dev);
}
goto done;
}
usbd_get_xfer_status(xfer, NULL, NULL, &total_len, NULL);
memcpy(mtod(c->url_mbuf, char *), c->url_buf, total_len);
if (total_len <= ETHER_CRC_LEN) {
ifp->if_ierrors++;
goto done;
}
memcpy(&rxhdr, c->url_buf + total_len - ETHER_CRC_LEN, sizeof(rxhdr));
DPRINTF(("%s: RX Status: %dbytes%s%s%s%s packets\n",
sc->sc_dev.dv_xname,
UGETW(rxhdr) & URL_RXHDR_BYTEC_MASK,
UGETW(rxhdr) & URL_RXHDR_VALID_MASK ? ", Valid" : "",
UGETW(rxhdr) & URL_RXHDR_RUNTPKT_MASK ? ", Runt" : "",
UGETW(rxhdr) & URL_RXHDR_PHYPKT_MASK ? ", Physical match" : "",
UGETW(rxhdr) & URL_RXHDR_MCASTPKT_MASK ? ", Multicast" : ""));
if ((UGETW(rxhdr) & URL_RXHDR_VALID_MASK) == 0) {
ifp->if_ierrors++;
goto done;
}
ifp->if_ipackets++;
total_len -= ETHER_CRC_LEN;
m = c->url_mbuf;
m->m_pkthdr.len = m->m_len = total_len;
m->m_pkthdr.rcvif = ifp;
s = splnet();
if (url_newbuf(sc, c, NULL) == ENOBUFS) {
ifp->if_ierrors++;
goto done1;
}
#if NBPFILTER > 0
if (ifp->if_bpf)
bpf_mtap(ifp->if_bpf, m, BPF_DIRECTION_IN);
#endif
DPRINTF(("%s: %s: deliver %d\n", sc->sc_dev.dv_xname,
__func__, m->m_len));
ether_input_mbuf(ifp, m);
done1:
splx(s);
done:
/* Setup new transfer */
usbd_setup_xfer(xfer, sc->sc_pipe_rx, c, c->url_buf, URL_BUFSZ,
USBD_SHORT_XFER_OK | USBD_NO_COPY,
USBD_NO_TIMEOUT, url_rxeof);
sc->sc_refcnt++;
usbd_transfer(xfer);
if (--sc->sc_refcnt < 0)
usb_detach_wakeup(&sc->sc_dev);
DPRINTF(("%s: %s: start rx\n", sc->sc_dev.dv_xname, __func__));
}
int
url_ioctl(struct ifnet *ifp, u_long cmd, caddr_t data)
{
struct url_softc *sc = ifp->if_softc;
struct ifaddr *ifa = (struct ifaddr *)data;
struct ifreq *ifr = (struct ifreq *)data;
int s, error = 0;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
if (usbd_is_dying(sc->sc_udev))
return (EIO);
s = splnet();
switch (cmd) {
case SIOCSIFADDR:
ifp->if_flags |= IFF_UP;
if (!(ifp->if_flags & IFF_RUNNING))
url_init(ifp);
#ifdef INET
if (ifa->ifa_addr->sa_family == AF_INET)
arp_ifinit(&sc->sc_ac, ifa);
#endif
break;
case SIOCSIFFLAGS:
if (ifp->if_flags & IFF_UP) {
if (ifp->if_flags & IFF_RUNNING)
error = ENETRESET;
else
url_init(ifp);
} else {
if (ifp->if_flags & IFF_RUNNING)
url_stop(ifp, 1);
}
break;
case SIOCGIFMEDIA:
case SIOCSIFMEDIA:
error = ifmedia_ioctl(ifp, ifr, &sc->sc_mii.mii_media, cmd);
break;
default:
error = ether_ioctl(ifp, &sc->sc_ac, cmd, data);
}
if (error == ENETRESET) {
if (ifp->if_flags & IFF_RUNNING)
url_iff(sc);
error = 0;
}
splx(s);
return (error);
}
void
url_watchdog(struct ifnet *ifp)
{
struct url_softc *sc = ifp->if_softc;
struct url_chain *c;
usbd_status stat;
int s;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
ifp->if_oerrors++;
printf("%s: watchdog timeout\n", sc->sc_dev.dv_xname);
s = splusb();
c = &sc->sc_cdata.url_tx_chain[0];
usbd_get_xfer_status(c->url_xfer, NULL, NULL, NULL, &stat);
url_txeof(c->url_xfer, c, stat);
if (IFQ_IS_EMPTY(&ifp->if_snd) == 0)
url_start(ifp);
splx(s);
}
void
url_stop_task(struct url_softc *sc)
{
url_stop(GET_IFP(sc), 1);
}
/* Stop the adapter and free any mbufs allocated to the RX and TX lists. */
void
url_stop(struct ifnet *ifp, int disable)
{
struct url_softc *sc = ifp->if_softc;
usbd_status err;
int i;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
ifp->if_timer = 0;
ifp->if_flags &= ~(IFF_RUNNING | IFF_OACTIVE);
url_reset(sc);
timeout_del(&sc->sc_stat_ch);
/* Stop transfers */
/* RX endpoint */
if (sc->sc_pipe_rx != NULL) {
usbd_abort_pipe(sc->sc_pipe_rx);
err = usbd_close_pipe(sc->sc_pipe_rx);
if (err)
printf("%s: close rx pipe failed: %s\n",
sc->sc_dev.dv_xname, usbd_errstr(err));
sc->sc_pipe_rx = NULL;
}
/* TX endpoint */
if (sc->sc_pipe_tx != NULL) {
usbd_abort_pipe(sc->sc_pipe_tx);
err = usbd_close_pipe(sc->sc_pipe_tx);
if (err)
printf("%s: close tx pipe failed: %s\n",
sc->sc_dev.dv_xname, usbd_errstr(err));
sc->sc_pipe_tx = NULL;
}
#if 0
/* XXX: Interrupt endpoint is not yet supported!! */
/* Interrupt endpoint */
if (sc->sc_pipe_intr != NULL) {
usbd_abort_pipe(sc->sc_pipe_intr);
err = usbd_close_pipe(sc->sc_pipe_intr);
if (err)
printf("%s: close intr pipe failed: %s\n",
sc->sc_dev.dv_xname, usbd_errstr(err));
sc->sc_pipe_intr = NULL;
}
#endif
/* Free RX resources. */
for (i = 0; i < URL_RX_LIST_CNT; i++) {
if (sc->sc_cdata.url_rx_chain[i].url_mbuf != NULL) {
m_freem(sc->sc_cdata.url_rx_chain[i].url_mbuf);
sc->sc_cdata.url_rx_chain[i].url_mbuf = NULL;
}
if (sc->sc_cdata.url_rx_chain[i].url_xfer != NULL) {
usbd_free_xfer(sc->sc_cdata.url_rx_chain[i].url_xfer);
sc->sc_cdata.url_rx_chain[i].url_xfer = NULL;
}
}
/* Free TX resources. */
for (i = 0; i < URL_TX_LIST_CNT; i++) {
if (sc->sc_cdata.url_tx_chain[i].url_mbuf != NULL) {
m_freem(sc->sc_cdata.url_tx_chain[i].url_mbuf);
sc->sc_cdata.url_tx_chain[i].url_mbuf = NULL;
}
if (sc->sc_cdata.url_tx_chain[i].url_xfer != NULL) {
usbd_free_xfer(sc->sc_cdata.url_tx_chain[i].url_xfer);
sc->sc_cdata.url_tx_chain[i].url_xfer = NULL;
}
}
sc->sc_link = 0;
}
/* Set media options */
int
url_ifmedia_change(struct ifnet *ifp)
{
struct url_softc *sc = ifp->if_softc;
struct mii_data *mii = GET_MII(sc);
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
if (usbd_is_dying(sc->sc_udev))
return (0);
sc->sc_link = 0;
if (mii->mii_instance) {
struct mii_softc *miisc;
for (miisc = LIST_FIRST(&mii->mii_phys); miisc != NULL;
miisc = LIST_NEXT(miisc, mii_list))
mii_phy_reset(miisc);
}
return (mii_mediachg(mii));
}
/* Report current media status. */
void
url_ifmedia_status(struct ifnet *ifp, struct ifmediareq *ifmr)
{
struct url_softc *sc = ifp->if_softc;
struct mii_data *mii = GET_MII(sc);
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
if (usbd_is_dying(sc->sc_udev))
return;
if ((ifp->if_flags & IFF_RUNNING) == 0) {
ifmr->ifm_active = IFM_ETHER | IFM_NONE;
ifmr->ifm_status = 0;
return;
}
mii_pollstat(mii);
ifmr->ifm_active = mii->mii_media_active;
ifmr->ifm_status = mii->mii_media_status;
}
void
url_tick(void *xsc)
{
struct url_softc *sc = xsc;
if (sc == NULL)
return;
DPRINTFN(0xff, ("%s: %s: enter\n", sc->sc_dev.dv_xname,
__func__));
if (usbd_is_dying(sc->sc_udev))
return;
/* Perform periodic stuff in process context */
usb_add_task(sc->sc_udev, &sc->sc_tick_task);
}
void
url_tick_task(void *xsc)
{
struct url_softc *sc = xsc;
struct ifnet *ifp;
struct mii_data *mii;
int s;
if (sc == NULL)
return;
DPRINTFN(0xff, ("%s: %s: enter\n", sc->sc_dev.dv_xname,
__func__));
if (usbd_is_dying(sc->sc_udev))
return;
ifp = GET_IFP(sc);
mii = GET_MII(sc);
if (mii == NULL)
return;
s = splnet();
mii_tick(mii);
if (!sc->sc_link && mii->mii_media_status & IFM_ACTIVE &&
IFM_SUBTYPE(mii->mii_media_active) != IFM_NONE) {
DPRINTF(("%s: %s: got link\n",
sc->sc_dev.dv_xname, __func__));
sc->sc_link++;
if (IFQ_IS_EMPTY(&ifp->if_snd) == 0)
url_start(ifp);
}
timeout_add_sec(&sc->sc_stat_ch, 1);
splx(s);
}
/* Get exclusive access to the MII registers */
void
url_lock_mii(struct url_softc *sc)
{
DPRINTFN(0xff, ("%s: %s: enter\n", sc->sc_dev.dv_xname,
__func__));
sc->sc_refcnt++;
rw_enter_write(&sc->sc_mii_lock);
}
void
url_unlock_mii(struct url_softc *sc)
{
DPRINTFN(0xff, ("%s: %s: enter\n", sc->sc_dev.dv_xname,
__func__));
rw_exit_write(&sc->sc_mii_lock);
if (--sc->sc_refcnt < 0)
usb_detach_wakeup(&sc->sc_dev);
}
int
url_int_miibus_readreg(struct device *dev, int phy, int reg)
{
struct url_softc *sc;
u_int16_t val;
if (dev == NULL)
return (0);
sc = (void *)dev;
DPRINTFN(0xff, ("%s: %s: enter, phy=%d reg=0x%04x\n",
sc->sc_dev.dv_xname, __func__, phy, reg));
if (usbd_is_dying(sc->sc_udev)) {
#ifdef DIAGNOSTIC
printf("%s: %s: dying\n", sc->sc_dev.dv_xname,
__func__);
#endif
return (0);
}
/* XXX: one PHY only for the RTL8150 internal PHY */
if (phy != 0) {
DPRINTFN(0xff, ("%s: %s: phy=%d is not supported\n",
sc->sc_dev.dv_xname, __func__, phy));
return (0);
}
url_lock_mii(sc);
switch (reg) {
case MII_BMCR: /* Control Register */
reg = URL_BMCR;
break;
case MII_BMSR: /* Status Register */
reg = URL_BMSR;
break;
case MII_PHYIDR1:
case MII_PHYIDR2:
val = 0;
goto R_DONE;
break;
case MII_ANAR: /* Autonegotiation advertisement */
reg = URL_ANAR;
break;
case MII_ANLPAR: /* Autonegotiation link partner abilities */
reg = URL_ANLP;
break;
case URLPHY_MSR: /* Media Status Register */
reg = URL_MSR;
break;
default:
printf("%s: %s: bad register %04x\n",
sc->sc_dev.dv_xname, __func__, reg);
val = 0;
goto R_DONE;
break;
}
if (reg == URL_MSR)
val = url_csr_read_1(sc, reg);
else
val = url_csr_read_2(sc, reg);
R_DONE:
DPRINTFN(0xff, ("%s: %s: phy=%d reg=0x%04x => 0x%04x\n",
sc->sc_dev.dv_xname, __func__, phy, reg, val));
url_unlock_mii(sc);
return (val);
}
void
url_int_miibus_writereg(struct device *dev, int phy, int reg, int data)
{
struct url_softc *sc;
if (dev == NULL)
return;
sc = (void *)dev;
DPRINTFN(0xff, ("%s: %s: enter, phy=%d reg=0x%04x data=0x%04x\n",
sc->sc_dev.dv_xname, __func__, phy, reg, data));
if (usbd_is_dying(sc->sc_udev)) {
#ifdef DIAGNOSTIC
printf("%s: %s: dying\n", sc->sc_dev.dv_xname,
__func__);
#endif
return;
}
/* XXX: one PHY only for the RTL8150 internal PHY */
if (phy != 0) {
DPRINTFN(0xff, ("%s: %s: phy=%d is not supported\n",
sc->sc_dev.dv_xname, __func__, phy));
return;
}
url_lock_mii(sc);
switch (reg) {
case MII_BMCR: /* Control Register */
reg = URL_BMCR;
break;
case MII_BMSR: /* Status Register */
reg = URL_BMSR;
break;
case MII_PHYIDR1:
case MII_PHYIDR2:
goto W_DONE;
break;
case MII_ANAR: /* Autonegotiation advertisement */
reg = URL_ANAR;
break;
case MII_ANLPAR: /* Autonegotiation link partner abilities */
reg = URL_ANLP;
break;
case URLPHY_MSR: /* Media Status Register */
reg = URL_MSR;
break;
default:
printf("%s: %s: bad register %04x\n",
sc->sc_dev.dv_xname, __func__, reg);
goto W_DONE;
break;
}
if (reg == URL_MSR)
url_csr_write_1(sc, reg, data);
else
url_csr_write_2(sc, reg, data);
W_DONE:
url_unlock_mii(sc);
return;
}
void
url_miibus_statchg(struct device *dev)
{
#ifdef URL_DEBUG
struct url_softc *sc;
if (dev == NULL)
return;
sc = (void *)dev;
DPRINTF(("%s: %s: enter\n", sc->sc_dev.dv_xname, __func__));
#endif
/* Nothing to do */
}
#if 0
/*
* external PHYs support, but not test.
*/
int
url_ext_miibus_redreg(struct device *dev, int phy, int reg)
{
struct url_softc *sc = (void *)dev;
u_int16_t val;
DPRINTF(("%s: %s: enter, phy=%d reg=0x%04x\n",
sc->sc_dev.dv_xname, __func__, phy, reg));
if (usbd_is_dying(sc->sc_udev)) {
#ifdef DIAGNOSTIC
printf("%s: %s: dying\n", sc->sc_dev.dv_xname,
__func__);
#endif
return (0);
}
url_lock_mii(sc);
url_csr_write_1(sc, URL_PHYADD, phy & URL_PHYADD_MASK);
/*
* RTL8150L will initiate a MII management data transaction
* if PHYCNT_OWN bit is set 1 by software. After transaction,
* this bit is auto cleared by TRL8150L.
*/
url_csr_write_1(sc, URL_PHYCNT,
(reg | URL_PHYCNT_PHYOWN) & ~URL_PHYCNT_RWCR);
for (i = 0; i < URL_TIMEOUT; i++) {
if ((url_csr_read_1(sc, URL_PHYCNT) & URL_PHYCNT_PHYOWN) == 0)
break;
}
if (i == URL_TIMEOUT) {
printf("%s: MII read timed out\n", sc->sc_dev.dv_xname);
}
val = url_csr_read_2(sc, URL_PHYDAT);
DPRINTF(("%s: %s: phy=%d reg=0x%04x => 0x%04x\n",
sc->sc_dev.dv_xname, __func__, phy, reg, val));
url_unlock_mii(sc);
return (val);
}
void
url_ext_miibus_writereg(struct device *dev, int phy, int reg, int data)
{
struct url_softc *sc = (void *)dev;
DPRINTF(("%s: %s: enter, phy=%d reg=0x%04x data=0x%04x\n",
sc->sc_dev.dv_xname, __func__, phy, reg, data));
if (usbd_is_dying(sc->sc_udev)) {
#ifdef DIAGNOSTIC
printf("%s: %s: dying\n", sc->sc_dev.dv_xname,
__func__);
#endif
return;
}
url_lock_mii(sc);
url_csr_write_2(sc, URL_PHYDAT, data);
url_csr_write_1(sc, URL_PHYADD, phy);
url_csr_write_1(sc, URL_PHYCNT, reg | URL_PHYCNT_RWCR); /* Write */
for (i=0; i < URL_TIMEOUT; i++) {
if (url_csr_read_1(sc, URL_PHYCNT) & URL_PHYCNT_PHYOWN)
break;
}
if (i == URL_TIMEOUT) {
printf("%s: MII write timed out\n",
sc->sc_dev.dv_xname);
}
url_unlock_mii(sc);
return;
}
#endif
|