summaryrefslogtreecommitdiff
path: root/lib/mesa/include/pci_ids/iris_pci_ids.h
diff options
context:
space:
mode:
authorJonathan Gray <jsg@cvs.openbsd.org>2021-07-22 10:17:30 +0000
committerJonathan Gray <jsg@cvs.openbsd.org>2021-07-22 10:17:30 +0000
commitca11beabae33eb59fb981b8adf50b1d47a2a98f0 (patch)
tree3e4691a396e6e54cd54224a190663d5cf976625b /lib/mesa/include/pci_ids/iris_pci_ids.h
parent27c8a50e8bbde7d28b1fc46d715a4c469e24f2c4 (diff)
Import Mesa 21.1.5
Diffstat (limited to 'lib/mesa/include/pci_ids/iris_pci_ids.h')
-rw-r--r--lib/mesa/include/pci_ids/iris_pci_ids.h41
1 files changed, 41 insertions, 0 deletions
diff --git a/lib/mesa/include/pci_ids/iris_pci_ids.h b/lib/mesa/include/pci_ids/iris_pci_ids.h
index a8dee3ddb..1e8c433b4 100644
--- a/lib/mesa/include/pci_ids/iris_pci_ids.h
+++ b/lib/mesa/include/pci_ids/iris_pci_ids.h
@@ -1,3 +1,41 @@
+CHIPSET(0x4c8a, rkl_gt1, "RKL GT1", "Intel(R) Graphics")
+CHIPSET(0x4c8b, rkl_gt1, "RKL GT1", "Intel(R) Graphics")
+CHIPSET(0x4c8c, rkl_gt05, "RKL GT0.5", "Intel(R) Graphics")
+CHIPSET(0x4c90, rkl_gt1, "RKL GT1", "Intel(R) Graphics")
+CHIPSET(0x4c9a, rkl_gt1, "RKL GT1", "Intel(R) Graphics")
+
+CHIPSET(0x4680, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
+CHIPSET(0x4681, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
+CHIPSET(0x4682, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
+CHIPSET(0x4683, adl_gt05, "ADL-S GT0.5", "Intel(R) Graphics")
+CHIPSET(0x4688, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
+CHIPSET(0x4689, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
+CHIPSET(0x4690, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
+CHIPSET(0x4691, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
+CHIPSET(0x4692, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
+CHIPSET(0x4693, adl_gt05, "ADL-S GT0.5", "Intel(R) Graphics")
+CHIPSET(0x4698, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
+CHIPSET(0x4699, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
+
+CHIPSET(0x4626, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x4628, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x462a, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46a0, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46a1, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46a2, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46a3, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46a6, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46a8, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46aa, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46b0, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46b1, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46b2, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46b3, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46c0, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46c1, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46c2, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+CHIPSET(0x46c3, adl_gt2, "ADL GT2", "Intel(R) Graphics")
+
CHIPSET(0x9A40, tgl_gt2, "TGL GT2", "Intel(R) Xe Graphics")
CHIPSET(0x9A49, tgl_gt2, "TGL GT2", "Intel(R) Xe Graphics")
CHIPSET(0x9A59, tgl_gt2, "TGL GT2", "Intel(R) Graphics")
@@ -9,3 +47,6 @@ CHIPSET(0x9AC0, tgl_gt2, "TGL GT2", "Intel(R) UHD Graphics")
CHIPSET(0x9AC9, tgl_gt2, "TGL GT2", "Intel(R) UHD Graphics")
CHIPSET(0x9AD9, tgl_gt2, "TGL GT2", "Intel(R) UHD Graphics")
CHIPSET(0x9AF8, tgl_gt2, "TGL GT2", "Intel(R) UHD Graphics")
+
+/* Disabled for now until kernel support is ready */
+/* CHIPSET(0x4905, dg1, "DG1 GT2", "Intel(R) Graphics") */