1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
|
/*
* Copyright 2005-2007 The Openchrome Project [openchrome.org]
* Copyright 2004-2005 The Unichrome Project [unichrome.sf.net]
* Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved.
* Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sub license,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
/*
* via_mode.c
*
* Everything to do with setting and changing modes.
*
*/
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif
#include "via.h"
#include "via_driver.h"
#include "via_vgahw.h"
#include "via_id.h"
#include <unistd.h>
/*
* Modetable nonsense.
*
*/
#include "via_mode.h"
static void
ViaPrintMode(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Name: %s\n", mode->name);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Clock: %d\n", mode->Clock);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "VRefresh: %f\n", mode->VRefresh);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "HSync: %f\n", mode->HSync);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "HDisplay: %d\n", mode->HDisplay);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "HSyncStart: %d\n", mode->HSyncStart);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "HSyncEnd: %d\n", mode->HSyncEnd);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "HTotal: %d\n", mode->HTotal);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "HSkew: %d\n", mode->HSkew);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "VDisplay: %d\n", mode->VDisplay);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "VSyncStart: %d\n", mode->VSyncStart);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "VSyncEnd: %d\n", mode->VSyncEnd);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "VTotal: %d\n", mode->VTotal);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "VScan: %d\n", mode->VScan);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Flags: %d\n", mode->Flags);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcHDisplay: 0x%x\n",
mode->CrtcHDisplay);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcHBlankStart: 0x%x\n",
mode->CrtcHBlankStart);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcHSyncStart: 0x%x\n",
mode->CrtcHSyncStart);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcHSyncEnd: 0x%x\n",
mode->CrtcHSyncEnd);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcHBlankEnd: 0x%x\n",
mode->CrtcHBlankEnd);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcHTotal: 0x%x\n",
mode->CrtcHTotal);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcHSkew: 0x%x\n",
mode->CrtcHSkew);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcVDisplay: 0x%x\n",
mode->CrtcVDisplay);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcVBlankStart: 0x%x\n",
mode->CrtcVBlankStart);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcVSyncStart: 0x%x\n",
mode->CrtcVSyncStart);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcVSyncEnd: 0x%x\n",
mode->CrtcVSyncEnd);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcVBlankEnd: 0x%x\n",
mode->CrtcVBlankEnd);
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "CrtcVTotal: 0x%x\n",
mode->CrtcVTotal);
}
/*
*
* TV specific code.
*
*/
/*
*
*/
static Bool
ViaTVDetect(ScrnInfoPtr pScrn)
{
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "VIATVDetect\n"));
/* preset some pBIOSInfo TV related values -- move up */
pBIOSInfo->TVEncoder = VIA_NONETV;
pBIOSInfo->TVI2CDev = NULL;
pBIOSInfo->TVSave = NULL;
pBIOSInfo->TVRestore = NULL;
pBIOSInfo->TVDACSense = NULL;
pBIOSInfo->TVModeValid = NULL;
pBIOSInfo->TVModeI2C = NULL;
pBIOSInfo->TVModeCrtc = NULL;
pBIOSInfo->TVPower = NULL;
pBIOSInfo->TVModes = NULL;
pBIOSInfo->TVPrintRegs = NULL;
pBIOSInfo->LCDPower = NULL;
pBIOSInfo->TVNumRegs = 0;
/*
* On an SK43G (KM400/Ch7011), false positive detections at a VT162x
* chip were observed, so try to detect the Ch7011 first.
*/
if (pVia->pI2CBus2 && xf86I2CProbeAddress(pVia->pI2CBus2, 0xEC))
pBIOSInfo->TVI2CDev = ViaCH7xxxDetect(pScrn, pVia->pI2CBus2, 0xEC);
else if (pVia->pI2CBus2 && xf86I2CProbeAddress(pVia->pI2CBus2, 0x40))
pBIOSInfo->TVI2CDev = ViaVT162xDetect(pScrn, pVia->pI2CBus2, 0x40);
else if (pVia->pI2CBus3 && xf86I2CProbeAddress(pVia->pI2CBus3, 0x40))
pBIOSInfo->TVI2CDev = ViaVT162xDetect(pScrn, pVia->pI2CBus3, 0x40);
else if (pVia->pI2CBus2 && xf86I2CProbeAddress(pVia->pI2CBus2, 0xEA))
pBIOSInfo->TVI2CDev = ViaCH7xxxDetect(pScrn, pVia->pI2CBus2, 0xEA);
else if (pVia->pI2CBus3 && xf86I2CProbeAddress(pVia->pI2CBus3, 0xEA))
pBIOSInfo->TVI2CDev = ViaCH7xxxDetect(pScrn, pVia->pI2CBus3, 0xEA);
if (pBIOSInfo->TVI2CDev)
return TRUE;
return FALSE;
}
/*
*
*/
static Bool
ViaTVInit(ScrnInfoPtr pScrn)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaTVInit\n"));
switch (pBIOSInfo->TVEncoder) {
case VIA_VT1621:
case VIA_VT1622:
case VIA_VT1623:
case VIA_VT1625:
ViaVT162xInit(pScrn);
break;
case VIA_CH7011:
case VIA_CH7019A:
case VIA_CH7019B:
ViaCH7xxxInit(pScrn);
break;
default:
return FALSE;
break;
}
if (!pBIOSInfo->TVSave || !pBIOSInfo->TVRestore
|| !pBIOSInfo->TVDACSense || !pBIOSInfo->TVModeValid
|| !pBIOSInfo->TVModeI2C || !pBIOSInfo->TVModeCrtc
|| !pBIOSInfo->TVPower || !pBIOSInfo->TVModes
|| !pBIOSInfo->TVPrintRegs) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
"ViaTVInit: TVEncoder was not properly initialised.\n");
xf86DestroyI2CDevRec(pBIOSInfo->TVI2CDev, TRUE);
pBIOSInfo->TVI2CDev = NULL;
pBIOSInfo->TVOutput = TVOUTPUT_NONE;
pBIOSInfo->TVEncoder = VIA_NONETV;
pBIOSInfo->TVI2CDev = NULL;
pBIOSInfo->TVSave = NULL;
pBIOSInfo->TVRestore = NULL;
pBIOSInfo->TVDACSense = NULL;
pBIOSInfo->TVModeValid = NULL;
pBIOSInfo->TVModeI2C = NULL;
pBIOSInfo->TVModeCrtc = NULL;
pBIOSInfo->TVPower = NULL;
pBIOSInfo->TVModes = NULL;
pBIOSInfo->TVPrintRegs = NULL;
pBIOSInfo->TVNumRegs = 0;
return FALSE;
}
/* Save now */
pBIOSInfo->TVSave(pScrn);
#ifdef HAVE_DEBUG
if (VIAPTR(pScrn)->PrintTVRegs)
pBIOSInfo->TVPrintRegs(pScrn);
#endif
return TRUE;
}
void
ViaTVSave(ScrnInfoPtr pScrn)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
if (pBIOSInfo->TVSave)
pBIOSInfo->TVSave(pScrn);
}
void
ViaTVRestore(ScrnInfoPtr pScrn)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
if (pBIOSInfo->TVRestore)
pBIOSInfo->TVRestore(pScrn);
}
static Bool
ViaTVDACSense(ScrnInfoPtr pScrn)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
if (pBIOSInfo->TVDACSense)
return pBIOSInfo->TVDACSense(pScrn);
return FALSE;
}
static void
ViaTVSetMode(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
if (pBIOSInfo->TVModeI2C)
pBIOSInfo->TVModeI2C(pScrn, mode);
if (pBIOSInfo->TVModeCrtc)
pBIOSInfo->TVModeCrtc(pScrn, mode);
/* TV reset. */
xf86I2CWriteByte(pBIOSInfo->TVI2CDev, 0x1D, 0x00);
xf86I2CWriteByte(pBIOSInfo->TVI2CDev, 0x1D, 0x80);
}
void
ViaTVPower(ScrnInfoPtr pScrn, Bool On)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
#ifdef HAVE_DEBUG
if (On)
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaTVPower: On.\n");
else
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaTVPower: Off.\n");
#endif
if (pBIOSInfo->TVPower)
pBIOSInfo->TVPower(pScrn, On);
}
#ifdef HAVE_DEBUG
void
ViaTVPrintRegs(ScrnInfoPtr pScrn)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
if (pBIOSInfo->TVPrintRegs)
pBIOSInfo->TVPrintRegs(pScrn);
}
#endif /* HAVE_DEBUG */
/*
*
*/
static ModeStatus
ViaTVModeValid(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
if (pBIOSInfo->TVModeValid)
return pBIOSInfo->TVModeValid(pScrn, mode);
return MODE_OK;
}
static Bool
ViaDFPDetect(ScrnInfoPtr pScrn)
{
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaDFPDetect\n"));
VIAPtr pVia = VIAPTR(pScrn);
xf86MonPtr monPtr = NULL;
if (pVia->pI2CBus2)
monPtr = xf86DoEEDID(XF86_SCRN_ARG(pScrn), pVia->pI2CBus2, TRUE);
if (monPtr) {
xf86PrintEDID(monPtr);
xf86SetDDCproperties(pScrn, monPtr);
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_PROBED,
"DDC pI2CBus2 detected a %s\n", DIGITAL(monPtr->features.input_type) ?
"DFP" : "CRT"));
return TRUE;
} else {
return FALSE;
}
}
/*
*
*/
void
ViaOutputsDetect(ScrnInfoPtr pScrn)
{
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaOutputsDetect\n"));
pBIOSInfo->CrtPresent = FALSE;
pBIOSInfo->PanelPresent = FALSE;
pBIOSInfo->DfpPresent = FALSE;
/* Panel */
if (pBIOSInfo->ForcePanel) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Enabling panel from config.\n");
pBIOSInfo->PanelPresent = TRUE;
} else if (pVia->Id && (pVia->Id->Outputs & VIA_DEVICE_LCD)) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"Enabling panel from PCI-subsystem ID information.\n");
pBIOSInfo->PanelPresent = TRUE;
}
/* Crt */
if (pVia->DDC1)
pBIOSInfo->CrtPresent = TRUE;
/* If any of the unichromes support this, add CRT detection here */
else if (!pBIOSInfo->PanelPresent) {
/* Make sure that at least CRT is enabled. */
if (!pVia->Id || (pVia->Id->Outputs & VIA_DEVICE_CRT))
pBIOSInfo->CrtPresent = TRUE;
}
/*
* FIXME: xf86I2CProbeAddress(pVia->pI2CBus3, 0x40)
* disables the panel on P4M900
* See ViaTVDetect.
*/
if (pVia->Chipset == VIA_P4M900 && pBIOSInfo->PanelPresent) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"Will not try to detect TV encoder.\n");
} else {
/* TV encoder */
if (ViaTVDetect(pScrn) && ViaTVInit(pScrn)) {
if (!pBIOSInfo->TVOutput) /* Config might've set this already */
ViaTVDACSense(pScrn);
} else if (pVia->Id && (pVia->Id->Outputs & VIA_DEVICE_TV)) {
xf86DrvMsg(pScrn->scrnIndex, X_WARNING,
"This device is supposed to have a TV encoder, but "
"we are unable to detect it (support missing?).\n");
pBIOSInfo->TVOutput = 0;
}
}
switch (pVia->Chipset) {
case VIA_CX700:
case VIA_VX800:
case VIA_VX855:
case VIA_VX900:
if (ViaDFPDetect(pScrn)) {
pBIOSInfo->DfpPresent = TRUE;
xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"DFP is connected.\n");
} else {
pBIOSInfo->DfpPresent = FALSE;
xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"DFP is disconnected.\n");
}
break;
}
}
#ifdef HAVE_DEBUG
/*
* Returns:
* Bit[7] 2nd Path
* Bit[6] 1/0 MHS Enable/Disable
* Bit[5] 0 = Bypass Callback, 1 = Enable Callback
* Bit[4] 0 = Hot-Key Sequence Control (OEM Specific)
* Bit[3] LCD
* Bit[2] TV
* Bit[1] CRT
* Bit[0] DVI
*/
static CARD8
VIAGetActiveDisplay(ScrnInfoPtr pScrn)
{
vgaHWPtr hwp = VGAHWPTR(pScrn);
CARD8 tmp;
tmp = (hwp->readCrtc(hwp, 0x3E) >> 4);
tmp |= ((hwp->readCrtc(hwp, 0x3B) & 0x18) << 3);
return tmp;
}
#endif /* HAVE_DEBUG */
/*
*
*/
Bool
ViaOutputsSelect(ScrnInfoPtr pScrn)
{
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
if (pVia->IsSecondary) { /* we just abort for now */
xf86DrvMsg(pScrn->scrnIndex, X_ERROR, "ViaOutputsSelect:"
" Not handling secondary.\n");
return FALSE;
}
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaOutputsSelect\n"));
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaOutputsSelect: X"
" Configuration: 0x%02x\n", pVia->ActiveDevice));
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaOutputsSelect: BIOS"
" Initialised register: 0x%02x\n",
VIAGetActiveDisplay(pScrn)));
pBIOSInfo->Panel->IsActive = FALSE;
pBIOSInfo->CrtActive = FALSE;
pBIOSInfo->TVActive = FALSE;
pBIOSInfo->DfpActive = FALSE;
if (!pVia->ActiveDevice) {
/* always enable the panel when present */
if (pBIOSInfo->PanelPresent)
pBIOSInfo->Panel->IsActive = TRUE;
else if (pBIOSInfo->TVOutput != TVOUTPUT_NONE) /* cable is attached! */
pBIOSInfo->TVActive = TRUE;
/* CRT can be used with everything when present */
if (pBIOSInfo->CrtPresent)
pBIOSInfo->CrtActive = TRUE;
#if 0
# FIXME : DFP must be activated with the ActiveDevice option
/* DFP */
if (pBIOSInfo->DfpPresent)
pBIOSInfo->DfpActive = TRUE;
#endif
} else {
if (pVia->ActiveDevice & VIA_DEVICE_LCD) {
if (pBIOSInfo->PanelPresent)
pBIOSInfo->Panel->IsActive = TRUE;
else
xf86DrvMsg(pScrn->scrnIndex, X_WARNING, "Unable to activate"
" panel: no panel is present.\n");
}
if (pVia->ActiveDevice & VIA_DEVICE_TV) {
if (!pBIOSInfo->TVI2CDev)
xf86DrvMsg(pScrn->scrnIndex, X_WARNING, "Unable to activate"
" TV encoder: no TV encoder present.\n");
else if (pBIOSInfo->TVOutput == TVOUTPUT_NONE)
xf86DrvMsg(pScrn->scrnIndex, X_WARNING, "Unable to activate"
" TV encoder: no cable attached.\n");
else if (pBIOSInfo->Panel->IsActive)
xf86DrvMsg(pScrn->scrnIndex, X_WARNING, "Unable to activate"
" TV encoder and panel simultaneously. Not using"
" TV encoder.\n");
else
pBIOSInfo->TVActive = TRUE;
}
if (pVia->ActiveDevice & VIA_DEVICE_DFP) {
pBIOSInfo->DfpPresent = TRUE;
pBIOSInfo->DfpActive = TRUE;
}
if ((pVia->ActiveDevice & VIA_DEVICE_CRT)
|| (!pBIOSInfo->Panel->IsActive && !pBIOSInfo->TVActive
&& !pBIOSInfo->DfpActive)) {
pBIOSInfo->CrtPresent = TRUE;
pBIOSInfo->CrtActive = TRUE;
}
if (pBIOSInfo->TVActive)
pBIOSInfo->FirstCRTC->IsActive = TRUE ;
}
if (!pVia->UseLegacyModeSwitch) {
if (pBIOSInfo->CrtActive)
pBIOSInfo->FirstCRTC->IsActive = TRUE ;
if (pBIOSInfo->DfpActive)
pBIOSInfo->FirstCRTC->IsActive = TRUE ;
if (pBIOSInfo->Panel->IsActive) {
pVia->pBIOSInfo->SecondCRTC->IsActive = TRUE ;
switch (pVia->Chipset) {
case VIA_P4M900:
case VIA_CX700:
case VIA_VX800:
case VIA_VX855:
case VIA_VX900:
pVia->pBIOSInfo->Lvds->IsActive = TRUE ;
break;
}
}
}
#ifdef HAVE_DEBUG
if (pBIOSInfo->CrtActive)
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"ViaOutputsSelect: CRT.\n"));
if (pBIOSInfo->Panel->IsActive)
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"ViaOutputsSelect: Panel.\n"));
if (pBIOSInfo->TVActive)
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"ViaOutputsSelect: TV.\n"));
if (pBIOSInfo->DfpActive)
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"ViaOutputsSelect: DFP.\n"));
#endif
return TRUE; /* !Secondary always has at least CRT */
}
/*
*
*/
static void
VIAGetPanelSize(ScrnInfoPtr pScrn)
{
vgaHWPtr hwp = VGAHWPTR(pScrn);
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
char *PanelSizeString[7] = { "640x480", "800x480", "800x600", "1024x768", "1280x768"
"1280x1024", "1400x1050", "1600x1200" };
int width = 0;
int height = 0;
Bool ret;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "VIAGetPanelSize (UseLegacyModeSwitch)\n"));
ret = ViaPanelGetSizeFromDDCv1(pScrn, &width, &height);
if (!ret)
ret = ViaPanelGetSizeFromDDCv2(pScrn, &width);
if (ret) {
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "EDID returned resolution %d x %d \n", width, height));
switch (width) {
case 640:
pBIOSInfo->Panel->NativeModeIndex = VIA_PANEL6X4;
break;
case 800:
if (height == 480)
pBIOSInfo->Panel->NativeModeIndex = VIA_PANEL8X4;
else
pBIOSInfo->Panel->NativeModeIndex = VIA_PANEL8X6;
break;
case 1024:
pBIOSInfo->Panel->NativeModeIndex = VIA_PANEL10X7;
break;
case 1280:
pBIOSInfo->Panel->NativeModeIndex = VIA_PANEL12X10;
break;
case 1400:
pBIOSInfo->Panel->NativeModeIndex = VIA_PANEL14X10;
break;
case 1600:
pBIOSInfo->Panel->NativeModeIndex = VIA_PANEL16X12;
break;
default:
pBIOSInfo->Panel->NativeModeIndex = VIA_PANEL_INVALID;
break;
}
} else {
pBIOSInfo->Panel->NativeModeIndex = hwp->readCrtc(hwp, 0x3F) >> 4;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Unable to get information from EDID. Resolution from Scratchpad: %d \n", pBIOSInfo->Panel->NativeModeIndex));
if (pBIOSInfo->Panel->NativeModeIndex == 0) {
/* VIA_PANEL6X4 == 0, but that value equals unset */
xf86DrvMsg(pScrn->scrnIndex, X_WARNING, "Unable to "
"retrieve PanelSize: using default (1024x768)\n");
pBIOSInfo->Panel->NativeModeIndex = VIA_PANEL10X7;
return;
}
}
if (pBIOSInfo->Panel->NativeModeIndex < 7)
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Using panel at %s.\n",
PanelSizeString[pBIOSInfo->Panel->NativeModeIndex]);
else
xf86DrvMsg(pScrn->scrnIndex, X_WARNING, "Unknown panel size "
"detected: %d.\n", pBIOSInfo->Panel->NativeModeIndex);
}
/*
*
*/
static Bool
ViaGetResolutionIndex(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
int i;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"ViaGetResolutionIndex: Looking for %dx%d\n",
mode->CrtcHDisplay, mode->CrtcVDisplay));
for (i = 0; ViaResolutionTable[i].Index != VIA_RES_INVALID; i++) {
if ((ViaResolutionTable[i].X == mode->CrtcHDisplay)
&& (ViaResolutionTable[i].Y == mode->CrtcVDisplay)) {
pBIOSInfo->ResolutionIndex = ViaResolutionTable[i].Index;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaGetResolutionIndex:"
" %d\n", pBIOSInfo->ResolutionIndex));
return TRUE;
}
}
pBIOSInfo->ResolutionIndex = VIA_RES_INVALID;
return FALSE;
}
/*
*
*/
static int
ViaGetVesaMode(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
int i;
for (i = 0; ViaVesaModes[i].Width; i++)
if ((ViaVesaModes[i].Width == mode->CrtcHDisplay)
&& (ViaVesaModes[i].Height == mode->CrtcVDisplay)) {
switch (pScrn->bitsPerPixel) {
case 8:
return ViaVesaModes[i].mode_8b;
case 16:
return ViaVesaModes[i].mode_16b;
case 24:
case 32:
return ViaVesaModes[i].mode_32b;
default:
return 0xFFFF;
}
}
return 0xFFFF;
}
/*
*
* ViaResolutionTable[i].PanelIndex is pBIOSInfo->PanelSize
* pBIOSInfo->PanelIndex is the index to lcdTable.
*
*/
static Bool
ViaPanelGetIndex(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
int i;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaPanelGetIndex\n"));
pBIOSInfo->PanelIndex = VIA_BIOS_NUM_PANEL;
if (pBIOSInfo->Panel->NativeModeIndex == VIA_PANEL_INVALID) {
VIAGetPanelSize(pScrn);
if (pBIOSInfo->Panel->NativeModeIndex == VIA_PANEL_INVALID) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
"ViaPanelGetIndex: PanelSize not set.\n");
return FALSE;
}
}
if (!ViaGetResolutionIndex(pScrn, mode)) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Panel does not support this"
" resolution: %s\n", mode->name);
return FALSE;
}
for (i = 0; ViaResolutionTable[i].Index != VIA_RES_INVALID; i++) {
if (ViaResolutionTable[i].PanelIndex
== pBIOSInfo->Panel->NativeModeIndex) {
pBIOSInfo->Panel->NativeMode->Width = ViaResolutionTable[i].X;
pBIOSInfo->Panel->NativeMode->Height = ViaResolutionTable[i].Y;
break;
}
}
if (ViaResolutionTable[i].Index == VIA_RES_INVALID) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaPanelGetIndex: Unable"
" to find matching PanelSize in ViaResolutionTable.\n");
return FALSE;
}
if ((pBIOSInfo->Panel->NativeMode->Width != mode->CrtcHDisplay)
|| (pBIOSInfo->Panel->NativeMode->Height != mode->CrtcVDisplay)) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaPanelGetIndex: Non-native"
" resolutions are broken.\n");
return FALSE;
}
for (i = 0; i < VIA_BIOS_NUM_PANEL; i++) {
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaPanelGetIndex:"
"Match Debug: %d == %d)\n", pBIOSInfo->Panel->NativeModeIndex,
lcdTable[i].fpSize));
if (lcdTable[i].fpSize == pBIOSInfo->Panel->NativeModeIndex) {
int modeNum, tmp;
modeNum = ViaGetVesaMode(pScrn, mode);
if (modeNum == 0xFFFF) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR, "ViaPanelGetIndex: "
"Unable to determine matching VESA modenumber.\n");
return FALSE;
}
tmp = 0x01 << (modeNum & 0xF);
if ((CARD16) tmp & lcdTable[i].SuptMode[(modeNum >> 4)]) {
pBIOSInfo->PanelIndex = i;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaPanelGetIndex:"
"index: %d (%dx%d)\n", pBIOSInfo->PanelIndex,
pBIOSInfo->Panel->NativeMode->Width, pBIOSInfo->Panel->NativeMode->Height));
return TRUE;
}
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaPanelGetIndex: Unable"
" to match given mode with this PanelSize.\n");
return FALSE;
}
}
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaPanelGetIndex: Unable"
" to match PanelSize with an lcdTable entry.\n");
return FALSE;
}
/*
* adapted from nv and savage
*/
static void
ViaModesMonitorFixup(ScrnInfoPtr pScrn, MonPtr monitorp, DisplayModePtr mode)
{
/* These are all modes that the driver sets up
* so we can comfortably update the monitor
* configuration to work with them.
*/
if (monitorp->hsync[0].lo == 0)
monitorp->hsync[0].lo = 31.50;
if (monitorp->hsync[0].hi == 0)
monitorp->hsync[0].hi = 37.90;
if (monitorp->vrefresh[0].lo == 0)
monitorp->vrefresh[0].lo = 50.00;
if (monitorp->vrefresh[0].hi == 0)
monitorp->vrefresh[0].hi = 70.00;
if (!mode->HSync)
mode->HSync = ((float) mode->Clock ) / ((float) mode->HTotal);
if (!mode->VRefresh)
mode->VRefresh = (1000.0 * ((float) mode->Clock)) /
((float) (mode->HTotal * mode->VTotal));
if (mode->HSync < monitorp->hsync[0].lo) {
monitorp->hsync[0].lo = mode->HSync;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaModesMonitorFixup - Adjusted HSync.lo to %f\n", monitorp->hsync[0].lo));
}
if (mode->HSync > monitorp->hsync[0].hi) {
monitorp->hsync[0].hi = mode->HSync;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaModesMonitorFixup - Adjusted HSync.hi to %f\n", monitorp->hsync[0].hi));
}
if (mode->VRefresh < monitorp->vrefresh[0].lo) {
monitorp->vrefresh[0].lo = mode->VRefresh;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaModesMonitorFixup - Adjusted VRefresh.lo to %f\n", monitorp->vrefresh[0].lo));
}
if (mode->VRefresh > monitorp->vrefresh[0].hi) {
monitorp->vrefresh[0].hi = mode->VRefresh;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaModesMonitorFixup - Adjusted VRefresh.hi to %f\n", monitorp->vrefresh[0].hi));
}
monitorp->nHsync = 1;
monitorp->nVrefresh = 1;
}
/*
* Stolen from xf86Config.c's addDefaultModes
*/
static void
ViaModesAttachHelper(ScrnInfoPtr pScrn, MonPtr monitorp, DisplayModePtr Modes)
{
DisplayModePtr mode;
DisplayModePtr last = monitorp->Last;
int i;
for (i = 0; Modes[i].name; i++) {
mode = xnfalloc(sizeof(DisplayModeRec));
memcpy(mode, &Modes[i], sizeof(DisplayModeRec));
mode->name = xnfstrdup(Modes[i].name);
if (last) {
mode->prev = last;
last->next = mode;
} else { /* this is the first mode */
monitorp->Modes = mode;
mode->prev = NULL;
}
last = mode;
ViaModesMonitorFixup(pScrn, monitorp, mode);
}
monitorp->Last = last;
}
/*
*
*/
void
ViaModesAttach(ScrnInfoPtr pScrn, MonPtr monitorp)
{
VIABIOSInfoPtr pBIOSInfo = VIAPTR(pScrn)->pBIOSInfo;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaModesAttach\n"));
if (pBIOSInfo->Panel->IsActive)
ViaModesAttachHelper(pScrn, monitorp, ViaPanelModes);
if (pBIOSInfo->TVActive && pBIOSInfo->TVModes)
ViaModesAttachHelper(pScrn, monitorp, pBIOSInfo->TVModes);
}
/*
*
*/
CARD32
ViaGetMemoryBandwidth(ScrnInfoPtr pScrn)
{
VIAPtr pVia = VIAPTR(pScrn);
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaGetMemoryBandwidth. Memory type: %d\n", pVia->MemClk));
switch (pVia->MemClk) {
case VIA_MEM_SDR66:
case VIA_MEM_SDR100:
case VIA_MEM_SDR133:
return VIA_BW_MIN;
case VIA_MEM_DDR200:
return VIA_BW_DDR200;
case VIA_MEM_DDR266:
case VIA_MEM_DDR333:
case VIA_MEM_DDR400:
return VIA_BW_DDR400;
case VIA_MEM_DDR533:
case VIA_MEM_DDR667:
return VIA_BW_DDR667;
case VIA_MEM_DDR800:
case VIA_MEM_DDR1066:
return VIA_BW_DDR1066;
default:
xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
"ViaBandwidthAllowed: Unknown memory type: %d\n", pVia->MemClk);
return VIA_BW_MIN;
}
}
static CARD32
ViaModeDotClockTranslate(ScrnInfoPtr pScrn, DisplayModePtr mode);
/*
*
*/
ModeStatus
ViaValidMode(SCRN_ARG_TYPE arg, DisplayModePtr mode, Bool verbose, int flags)
{
SCRN_INFO_PTR(arg);
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
ModeStatus ret;
CARD32 temp;
if (pVia->pVbe)
return MODE_OK;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaValidMode: Validating %s (Clock: %d)\n",
mode->name, mode->Clock));
if (mode->Flags & V_INTERLACE)
return MODE_NO_INTERLACE;
if (pVia->UseLegacyModeSwitch) {
if (pVia->IsSecondary)
ret = ViaSecondCRTCModeValid(pScrn, mode);
else
ret = ViaFirstCRTCModeValid(pScrn, mode);
if (ret != MODE_OK)
return ret;
if (pBIOSInfo->TVActive) {
ret = ViaTVModeValid(pScrn, mode);
if (ret != MODE_OK) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"Mode \"%s\" is not supported by TV encoder.\n",
mode->name);
return ret;
}
} else {
if (pBIOSInfo->Panel->IsActive && !ViaPanelGetIndex(pScrn, mode))
return MODE_BAD;
else if (!ViaModeDotClockTranslate(pScrn, mode))
return MODE_NOCLOCK;
}
} else {
if (pBIOSInfo->FirstCRTC->IsActive) {
ret = ViaFirstCRTCModeValid(pScrn, mode);
if (ret != MODE_OK)
return ret;
}
if (pBIOSInfo->SecondCRTC->IsActive) {
ret = ViaSecondCRTCModeValid(pScrn, mode);
if (ret != MODE_OK)
return ret;
}
if (pBIOSInfo->Panel->IsActive) {
ViaPanelModePtr nativeMode = pBIOSInfo->Panel->NativeMode;
if (nativeMode->Width < mode->HDisplay
|| nativeMode->Height < mode->VDisplay)
return MODE_PANEL;
}
if (!ViaModeDotClockTranslate(pScrn, mode))
return MODE_NOCLOCK;
}
temp = mode->CrtcHDisplay * mode->CrtcVDisplay * mode->VRefresh
* (pScrn->bitsPerPixel >> 3);
if (pBIOSInfo->Bandwidth < temp) {
xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"Required bandwidth is not available. (%u > %u)\n",
(unsigned)temp, (unsigned)pBIOSInfo->Bandwidth);
return MODE_CLOCK_HIGH; /* since there is no MODE_BANDWIDTH */
}
return MODE_OK;
}
/*
*
* Some very common abstractions.
*
*/
/*
* Standard vga call really.
* Needs to be called to reset the dotclock (after SR40:2/1 reset)
*/
static void
ViaSetUseExternalClock(vgaHWPtr hwp)
{
CARD8 data;
DEBUG(xf86DrvMsg(hwp->pScrn->scrnIndex, X_INFO,
"ViaSetUseExternalClock\n"));
data = hwp->readMiscOut(hwp);
hwp->writeMiscOut(hwp, data | 0x0C);
}
/*
*
*/
static void
ViaSetDotclock(ScrnInfoPtr pScrn, CARD32 clock, int base, int probase)
{
vgaHWPtr hwp = VGAHWPTR(pScrn);
VIAPtr pVia = VIAPTR(pScrn);
DEBUG(xf86DrvMsg(hwp->pScrn->scrnIndex, X_INFO,
"ViaSetDotclock to 0x%06x\n", (unsigned)clock));
if ((pVia->Chipset == VIA_CLE266) || (pVia->Chipset == VIA_KM400)) {
hwp->writeSeq(hwp, base, clock >> 8);
hwp->writeSeq(hwp, base+1, clock & 0xFF);
} else { /* unichrome pro */
union pllparams pll;
int dtz, dr, dn, dm;
pll.packed = clock;
dtz = pll.params.dtz;
dr = pll.params.dr;
dn = pll.params.dn;
dm = pll.params.dm;
/* The VX855 and VX900 do not modify dm/dn, but earlier chipsets do. */
if ((pVia->Chipset != VIA_VX855) && (pVia->Chipset != VIA_VX900)) {
dm -= 2;
dn -= 2;
}
hwp->writeSeq(hwp, probase, dm & 0xff);
hwp->writeSeq(hwp, probase+1, ((dm >> 8) & 0x03) | (dr << 2) | ((dtz & 1) << 7));
hwp->writeSeq(hwp, probase+2, (dn & 0x7f) | ((dtz & 2) << 6));
}
}
/*
*
*/
static void
ViaSetPrimaryDotclock(ScrnInfoPtr pScrn, CARD32 clock)
{
vgaHWPtr hwp = VGAHWPTR(pScrn);
ViaSetDotclock(pScrn, clock, 0x46, 0x44);
ViaSeqMask(hwp, 0x40, 0x02, 0x02);
ViaSeqMask(hwp, 0x40, 0x00, 0x02);
}
/*
*
*/
static void
ViaSetSecondaryDotclock(ScrnInfoPtr pScrn, CARD32 clock)
{
vgaHWPtr hwp = VGAHWPTR(pScrn);
ViaSetDotclock(pScrn, clock, 0x44, 0x4A);
ViaSeqMask(hwp, 0x40, 0x04, 0x04);
ViaSeqMask(hwp, 0x40, 0x00, 0x04);
}
/*
*
*/
static void
ViaSetECKDotclock(ScrnInfoPtr pScrn, CARD32 clock)
{
/* Does the non-pro chip have an ECK clock ? */
ViaSetDotclock(pScrn, clock, 0, 0x47);
}
/*
* Broken, only does native mode decently. I (Luc) personally broke this.
*/
static void
VIASetLCDMode(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
vgaHWPtr hwp = VGAHWPTR(pScrn);
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
VIALCDModeTableRec Table = lcdTable[pBIOSInfo->PanelIndex];
CARD8 modeNum = 0;
int resIdx;
int port, offset, data;
int i, j, misc;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "VIASetLCDMode\n"));
if (pBIOSInfo->Panel->NativeModeIndex == VIA_PANEL12X10)
hwp->writeCrtc(hwp, 0x89, 0x07);
/* LCD Expand Mode Y Scale Flag */
pBIOSInfo->scaleY = FALSE;
/* Set LCD InitTb Regs */
if (pBIOSInfo->BusWidth == VIA_DI_12BIT) {
if (pVia->IsSecondary)
pBIOSInfo->Clock = Table.InitTb.LCDClk_12Bit;
else {
pBIOSInfo->Clock = Table.InitTb.VClk_12Bit;
/* for some reason still to be defined this is necessary */
ViaSetSecondaryDotclock(pScrn, Table.InitTb.LCDClk_12Bit);
}
} else {
if (pVia->IsSecondary)
pBIOSInfo->Clock = Table.InitTb.LCDClk;
else {
pBIOSInfo->Clock = Table.InitTb.VClk;
ViaSetSecondaryDotclock(pScrn, Table.InitTb.LCDClk);
}
}
ViaSetUseExternalClock(hwp);
for (i = 0; i < Table.InitTb.numEntry; i++) {
port = Table.InitTb.port[i];
offset = Table.InitTb.offset[i];
data = Table.InitTb.data[i];
ViaVgahwWrite(hwp, 0x300 + port, offset, 0x301 + port, data);
}
if ((mode->CrtcHDisplay != pBIOSInfo->Panel->NativeMode->Width)
|| (mode->CrtcVDisplay != pBIOSInfo->Panel->NativeMode->Height)) {
VIALCDModeEntryPtr Main;
VIALCDMPatchEntryPtr Patch1, Patch2;
int numPatch1, numPatch2;
resIdx = VIA_RES_INVALID;
/* Find MxxxCtr & MxxxExp Index and
* HWCursor Y Scale (PanelSize Y / Res. Y) */
pBIOSInfo->resY = mode->CrtcVDisplay;
switch (pBIOSInfo->ResolutionIndex) {
case VIA_RES_640X480:
resIdx = 0;
break;
case VIA_RES_800X600:
resIdx = 1;
break;
case VIA_RES_1024X768:
resIdx = 2;
break;
case VIA_RES_1152X864:
resIdx = 3;
break;
case VIA_RES_1280X768:
case VIA_RES_1280X960:
case VIA_RES_1280X1024:
if (pBIOSInfo->Panel->NativeModeIndex == VIA_PANEL12X10)
resIdx = VIA_RES_INVALID;
else
resIdx = 4;
break;
default:
resIdx = VIA_RES_INVALID;
break;
}
if ((mode->CrtcHDisplay == 640) && (mode->CrtcVDisplay == 400))
resIdx = 0;
if (resIdx == VIA_RES_INVALID) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR, "VIASetLCDMode: Failed "
"to find a suitable Panel Size index.\n");
return;
}
if (pBIOSInfo->Center) {
Main = &(Table.MCtr[resIdx]);
Patch1 = Table.MPatchDP1Ctr;
numPatch1 = Table.numMPatchDP1Ctr;
Patch2 = Table.MPatchDP2Ctr;
numPatch2 = Table.numMPatchDP2Ctr;
} else { /* expand! */
/* LCD Expand Mode Y Scale Flag */
pBIOSInfo->scaleY = TRUE;
Main = &(Table.MExp[resIdx]);
Patch1 = Table.MPatchDP1Exp;
numPatch1 = Table.numMPatchDP1Exp;
Patch2 = Table.MPatchDP2Exp;
numPatch2 = Table.numMPatchDP2Exp;
}
/* Set Main LCD Registers */
for (i = 0; i < Main->numEntry; i++) {
ViaVgahwWrite(hwp, 0x300 + Main->port[i], Main->offset[i],
0x301 + Main->port[i], Main->data[i]);
}
if (pBIOSInfo->BusWidth == VIA_DI_12BIT) {
if (pVia->IsSecondary)
pBIOSInfo->Clock = Main->LCDClk_12Bit;
else
pBIOSInfo->Clock = Main->VClk_12Bit;
} else {
if (pVia->IsSecondary)
pBIOSInfo->Clock = Main->LCDClk;
else
pBIOSInfo->Clock = Main->VClk;
}
j = ViaGetVesaMode(pScrn, mode);
if (j == 0xFFFF) {
xf86DrvMsg(pScrn->scrnIndex, X_ERROR, "VIASetLCDMode: "
"Unable to determine matching VESA modenumber.\n");
return;
}
for (i = 0; i < modeFix.numEntry; i++) {
if (modeFix.reqMode[i] == j) {
modeNum = modeFix.fixMode[i];
break;
}
}
/* Set LCD Mode patch registers. */
for (i = 0; i < numPatch2; i++, Patch2++) {
if (Patch2->Mode == modeNum) {
if (!pBIOSInfo->Center
&& (mode->CrtcHDisplay == pBIOSInfo->Panel->NativeMode->Width))
pBIOSInfo->scaleY = FALSE;
for (j = 0; j < Patch2->numEntry; j++) {
ViaVgahwWrite(hwp, 0x300 + Patch2->port[j],
Patch2->offset[j], 0x301 + Patch2->port[j],
Patch2->data[j]);
}
if (pBIOSInfo->BusWidth == VIA_DI_12BIT) {
if (pVia->IsSecondary)
pBIOSInfo->Clock = Patch2->LCDClk_12Bit;
else
pBIOSInfo->Clock = Patch2->VClk_12Bit;
} else {
if (pVia->IsSecondary)
pBIOSInfo->Clock = Patch2->LCDClk;
else
pBIOSInfo->Clock = Patch2->VClk;
}
break;
}
}
/* Set LCD Secondary Mode Patch registers. */
if (pVia->IsSecondary) {
for (i = 0; i < numPatch1; i++, Patch1++) {
if (Patch1->Mode == modeNum) {
for (j = 0; j < Patch1->numEntry; j++) {
ViaVgahwWrite(hwp, 0x300 + Patch1->port[j],
Patch1->offset[j],
0x301 + Patch1->port[j], Patch1->data[j]);
}
break;
}
}
}
}
/* LCD patch 3D5.02 */
misc = hwp->readCrtc(hwp, 0x01);
hwp->writeCrtc(hwp, 0x02, misc);
/* Enable LCD */
if (!pVia->IsSecondary) {
/* CRT Display Source Bit 6 - 0: CRT, 1: LCD */
ViaSeqMask(hwp, 0x16, 0x40, 0x40);
/* Enable Simultaneous */
if (pBIOSInfo->BusWidth == VIA_DI_12BIT) {
hwp->writeCrtc(hwp, 0x6B, 0xA8);
if ((pVia->Chipset == VIA_CLE266)
&& CLE266_REV_IS_AX(pVia->ChipRev))
hwp->writeCrtc(hwp, 0x93, 0xB1);
else
hwp->writeCrtc(hwp, 0x93, 0xAF);
} else {
ViaCrtcMask(hwp, 0x6B, 0x08, 0x08);
hwp->writeCrtc(hwp, 0x93, 0x00);
}
hwp->writeCrtc(hwp, 0x6A, 0x48);
} else {
/* CRT Display Source Bit 6 - 0: CRT, 1: LCD */
ViaSeqMask(hwp, 0x16, 0x00, 0x40);
/* Enable SAMM */
if (pBIOSInfo->BusWidth == VIA_DI_12BIT) {
ViaCrtcMask(hwp, 0x6B, 0x20, 0x20);
if ((pVia->Chipset == VIA_CLE266)
&& CLE266_REV_IS_AX(pVia->ChipRev))
hwp->writeCrtc(hwp, 0x93, 0xB1);
else
hwp->writeCrtc(hwp, 0x93, 0xAF);
} else {
hwp->writeCrtc(hwp, 0x6B, 0x00);
hwp->writeCrtc(hwp, 0x93, 0x00);
}
hwp->writeCrtc(hwp, 0x6A, 0xC8);
}
}
static CARD32
ViaComputeDotClock(unsigned clock)
{
double fout, fref, err, minErr;
CARD32 dr, dn, dm, maxdm, maxdn;
CARD32 factual, best;
fref = 14.31818e6;
fout = (double)clock * 1.e3;
factual = ~0;
maxdm = 127;
maxdn = 7;
minErr = 1e10;
best = 0;
for (dr = 0; dr < 4; ++dr) {
for (dn = (dr == 0) ? 2 : 1; dn <= maxdn; ++dn) {
for (dm = 1; dm <= maxdm; ++dm) {
factual = fref * dm;
factual /= (dn << dr);
err = fabs((double)factual / fout - 1.);
if (err < minErr) {
minErr = err;
best = (dm & 127) | ((dn & 31) << 8) | (dr << 14);
}
}
}
}
return best;
}
static CARD32
ViaComputeProDotClock(unsigned clock)
{
double fvco, fout, fref, err, minErr;
CARD32 dr = 0, dn, dm, maxdm, maxdn;
CARD32 factual;
union pllparams bestClock;
fref = 14.318e6;
fout = (double)clock * 1.e3;
factual = ~0;
maxdm = factual / 14318000U;
minErr = 1.e10;
bestClock.packed = 0U;
do {
fvco = fout * (1 << dr);
} while (fvco < 300.e6 && dr++ < 8);
if (dr == 8) {
return 0;
}
if (clock < 30000)
maxdn = 8;
else if (clock < 45000)
maxdn = 7;
else if (clock < 170000)
maxdn = 6;
else
maxdn = 5;
for (dn = 2; dn < maxdn; ++dn) {
for (dm = 2; dm < maxdm; ++dm) {
factual = 14318000U * dm;
factual /= dn << dr;
if ((err = fabs((double)factual / fout - 1.)) < 0.005) {
if (err < minErr) {
minErr = err;
bestClock.params.dtz = 1;
bestClock.params.dr = dr;
bestClock.params.dn = dn;
bestClock.params.dm = dm;
}
}
}
}
return bestClock.packed;
}
/*
*
*/
static CARD32
ViaModeDotClockTranslate(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
VIAPtr pVia = VIAPTR(pScrn);
int i;
if ((pVia->Chipset == VIA_CLE266) || (pVia->Chipset == VIA_KM400)) {
CARD32 best1 = 0, best2;
for (i = 0; ViaDotClocks[i].DotClock; i++)
if (ViaDotClocks[i].DotClock == mode->Clock) {
best1 = ViaDotClocks[i].UniChrome;
break;
}
best2 = ViaComputeDotClock(mode->Clock);
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO,
"ViaComputeDotClock %d : %04x : %04x\n",
mode->Clock, (unsigned int)best1, (unsigned int)best2));
return best2;
} else {
for (i = 0; ViaDotClocks[i].DotClock; i++)
if (ViaDotClocks[i].DotClock == mode->Clock)
return ViaDotClocks[i].UniChromePro.packed;
return ViaComputeProDotClock(mode->Clock);
}
return 0;
}
/*
*
*/
void
ViaModePrimaryLegacy(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
vgaHWPtr hwp = VGAHWPTR(pScrn);
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaModePrimaryLegacy\n"));
DEBUG(ViaPrintMode(pScrn, mode));
/* Turn off Screen */
ViaCrtcMask(hwp, 0x17, 0x00, 0x80);
/* Clean Second Path Status */
hwp->writeCrtc(hwp, 0x6A, 0x00);
hwp->writeCrtc(hwp, 0x6B, 0x00);
hwp->writeCrtc(hwp, 0x6C, 0x00);
hwp->writeCrtc(hwp, 0x93, 0x00);
ViaCRTCInit(pScrn);
ViaFirstCRTCSetMode(pScrn, mode);
pBIOSInfo->Clock = ViaModeDotClockTranslate(pScrn, mode);
pBIOSInfo->ClockExternal = FALSE;
/* Enable MMIO & PCI burst (1 wait state) */
ViaSeqMask(hwp, 0x1A, 0x06, 0x06);
if (!pBIOSInfo->CrtActive)
ViaCrtcMask(hwp, 0x36, 0x30, 0x30);
else
ViaSeqMask(hwp, 0x16, 0x00, 0x40);
if (pBIOSInfo->Panel->IsActive && ViaPanelGetIndex(pScrn, mode)) {
VIASetLCDMode(pScrn, mode);
ViaLCDPower(pScrn, TRUE);
} else if (pBIOSInfo->PanelPresent)
ViaLCDPower(pScrn, FALSE);
if (pBIOSInfo->TVActive) {
/* Quick 'n dirty workaround for non-primary case until TVCrtcMode
* is removed -- copy from clock handling code below */
if ((pVia->Chipset == VIA_CLE266) && CLE266_REV_IS_AX(pVia->ChipRev))
ViaSetPrimaryDotclock(pScrn, 0x471C); /* CLE266Ax uses 2x XCLK */
else if (pVia->Chipset != VIA_CLE266 && pVia->Chipset != VIA_KM400)
ViaSetPrimaryDotclock(pScrn, 0x529001);
else
ViaSetPrimaryDotclock(pScrn, 0x871C);
ViaSetUseExternalClock(hwp);
ViaTVSetMode(pScrn, mode);
} else
ViaTVPower(pScrn, FALSE);
ViaSetPrimaryFIFO(pScrn, mode);
if (pBIOSInfo->ClockExternal) {
if ((pVia->Chipset == VIA_CLE266) && CLE266_REV_IS_AX(pVia->ChipRev))
ViaSetPrimaryDotclock(pScrn, 0x471C); /* CLE266Ax uses 2x XCLK */
else if (pVia->Chipset != VIA_CLE266 && pVia->Chipset != VIA_KM400)
ViaSetPrimaryDotclock(pScrn, 0x529001);
else
ViaSetPrimaryDotclock(pScrn, 0x871C);
if (pVia->Chipset == VIA_CLE266 || pVia->Chipset == VIA_KM400)
ViaCrtcMask(hwp, 0x6B, 0x01, 0x01);
} else {
ViaSetPrimaryDotclock(pScrn, pBIOSInfo->Clock);
ViaSetUseExternalClock(hwp);
ViaCrtcMask(hwp, 0x6B, 0x00, 0x01);
}
/* Enable CRT Controller (3D5.17 Hardware Reset) */
ViaCrtcMask(hwp, 0x17, 0x80, 0x80);
hwp->disablePalette(hwp);
}
/*
*
*/
void
ViaModeSecondaryLegacy(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
vgaHWPtr hwp = VGAHWPTR(pScrn);
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaModeSecondaryLegacy\n"));
DEBUG(ViaPrintMode(pScrn, mode));
/* Turn off Screen */
ViaCrtcMask(hwp, 0x17, 0x00, 0x80);
ViaSecondCRTCSetMode(pScrn, mode);
if (pBIOSInfo->TVActive)
ViaTVSetMode(pScrn, mode);
/* CLE266A2 apparently doesn't like this */
if (!(pVia->Chipset == VIA_CLE266 && pVia->ChipRev == 0x02))
ViaCrtcMask(hwp, 0x6C, 0x00, 0x1E);
if (pBIOSInfo->Panel->IsActive
&& (pBIOSInfo->PanelIndex != VIA_BIOS_NUM_PANEL)) {
pBIOSInfo->SetDVI = TRUE;
VIASetLCDMode(pScrn, mode);
ViaLCDPower(pScrn, TRUE);
} else if (pBIOSInfo->PanelPresent)
ViaLCDPower(pScrn, FALSE);
ViaSetSecondaryFIFO(pScrn, mode);
ViaSetSecondaryDotclock(pScrn, pBIOSInfo->Clock);
ViaSetUseExternalClock(hwp);
ViaCrtcMask(hwp, 0x17, 0x80, 0x80);
hwp->disablePalette(hwp);
}
/*
*
*/
static void
ViaLCDPowerSequence(vgaHWPtr hwp, VIALCDPowerSeqRec Sequence)
{
int i;
for (i = 0; i < Sequence.numEntry; i++) {
ViaVgahwMask(hwp, 0x300 + Sequence.port[i], Sequence.offset[i],
0x301 + Sequence.port[i], Sequence.data[i],
Sequence.mask[i]);
usleep(Sequence.delay[i]);
}
}
/*
*
*/
void
ViaLCDPower(ScrnInfoPtr pScrn, Bool On)
{
vgaHWPtr hwp = VGAHWPTR(pScrn);
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
int i;
#ifdef HAVE_DEBUG
if (On)
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaLCDPower: On.\n");
else
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaLCDPower: Off.\n");
#endif
/* Enable LCD */
if (On)
ViaCrtcMask(hwp, 0x6A, 0x08, 0x08);
else
ViaCrtcMask(hwp, 0x6A, 0x00, 0x08);
if (pBIOSInfo->LCDPower)
pBIOSInfo->LCDPower(pScrn, On);
/* Find Panel Size Index for PowerSeq Table */
if (pVia->Chipset == VIA_CLE266) {
if (pBIOSInfo->Panel->NativeModeIndex != VIA_PANEL_INVALID) {
for (i = 0; i < NumPowerOn; i++) {
if (lcdTable[pBIOSInfo->PanelIndex].powerSeq
== powerOn[i].powerSeq)
break;
}
} else
i = 0;
} else
/* KM and K8M use PowerSeq Table index 2. */
i = 2;
usleep(1);
if (On)
ViaLCDPowerSequence(hwp, powerOn[i]);
else
ViaLCDPowerSequence(hwp, powerOff[i]);
usleep(1);
}
void
ViaDFPPower(ScrnInfoPtr pScrn, Bool On)
{
#ifdef HAVE_DEBUG
if (On)
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaDFPPower: On.\n");
else
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaDFPPower: Off.\n");
#endif
vgaHWPtr hwp = VGAHWPTR(pScrn);
/* Display Channel Select */
ViaCrtcMask(hwp, 0xD2, 0x30, 0x30);
if (On)
/* Power on TMDS */
ViaCrtcMask(hwp, 0xD2, 0x00, 0x08);
else
/* Power off TMDS */
ViaCrtcMask(hwp, 0xD2, 0x08, 0x08);
}
void
ViaModeFirstCRTC(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaModeFirstCRTC\n");
vgaHWPtr hwp = VGAHWPTR(pScrn);
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
/* Turn off Screen */
ViaCrtcMask(hwp, 0x17, 0x00, 0x80);
ViaFirstCRTCSetMode(pScrn, mode);
pBIOSInfo->Clock = ViaModeDotClockTranslate(pScrn, mode);
pBIOSInfo->ClockExternal = FALSE;
/* Enable MMIO & PCI burst (1 wait state) */
switch (pVia->Chipset) {
case VIA_CLE266:
case VIA_KM400:
case VIA_K8M800:
case VIA_PM800:
case VIA_VM800:
ViaSeqMask(hwp, 0x1A, 0x06, 0x06);
break;
default:
ViaSeqMask(hwp, 0x1A, 0x0C, 0x0C);
break;
}
ViaSetPrimaryFIFO(pScrn, mode);
ViaSetPrimaryDotclock(pScrn, pBIOSInfo->Clock);
ViaSetUseExternalClock(hwp);
ViaCrtcMask(hwp, 0x6B, 0x00, 0x01);
hwp->disablePalette(hwp);
/* Turn on Screen */
ViaCrtcMask(hwp, 0x17, 0x80, 0x80);
}
void
ViaModeSecondCRTC(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
vgaHWPtr hwp = VGAHWPTR(pScrn);
DisplayModePtr nativeDisplayMode = pBIOSInfo->Panel->NativeDisplayMode;
DisplayModePtr centeredMode = pBIOSInfo->Panel->CenteredMode;
DisplayModePtr realMode = mode;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaModeSecondCRTC\n"));
if (pBIOSInfo->Panel->IsActive) {
if (nativeDisplayMode) {
ViaPanelScale(pScrn, mode->HDisplay, mode->VDisplay,
nativeDisplayMode->HDisplay,
nativeDisplayMode->VDisplay);
if (!pBIOSInfo->Center
&& (mode->HDisplay < nativeDisplayMode->HDisplay
|| mode->VDisplay < nativeDisplayMode->VDisplay)) {
pBIOSInfo->Panel->Scale = TRUE;
realMode = nativeDisplayMode;
} else {
pBIOSInfo->Panel->Scale = FALSE;
ViaPanelCenterMode(centeredMode, nativeDisplayMode, mode);
realMode = centeredMode;
ViaPanelScaleDisable(pScrn);
}
}
}
ViaSecondCRTCSetMode(pScrn, realMode);
ViaSetSecondaryFIFO(pScrn, realMode);
pBIOSInfo->Clock = ViaModeDotClockTranslate(pScrn, realMode);
/* Fix LCD scaling */
ViaSecondCRTCHorizontalQWCount(pScrn, mode->CrtcHDisplay);
pBIOSInfo->ClockExternal = FALSE;
ViaSetSecondaryDotclock(pScrn, pBIOSInfo->Clock);
ViaSetUseExternalClock(hwp);
hwp->disablePalette(hwp);
}
void
ViaModeSet(ScrnInfoPtr pScrn, DisplayModePtr mode)
{
VIAPtr pVia = VIAPTR(pScrn);
VIABIOSInfoPtr pBIOSInfo = pVia->pBIOSInfo;
DEBUG(xf86DrvMsg(pScrn->scrnIndex, X_INFO, "ViaModeSet\n"));
ViaPrintMode(pScrn, mode);
if (pBIOSInfo->SecondCRTC->IsActive) {
ViaModeSecondCRTC(pScrn, mode);
ViaSecondDisplayChannelEnable(pScrn);
}
if (pBIOSInfo->FirstCRTC->IsActive) {
if (pBIOSInfo->CrtActive) {
/* CRT on FirstCRTC */
ViaDisplaySetStreamOnCRT(pScrn, TRUE);
ViaDisplayEnableCRT(pScrn);
}
if (pBIOSInfo->DfpActive) {
/* DFP on FirstCrtc */
ViaDisplaySetStreamOnDFP(pScrn, TRUE);
ViaDFPPower(pScrn, TRUE);
}
if (pBIOSInfo->TVActive) {
/* TV on FirstCrtc */
ViaDisplaySetStreamOnDVO(pScrn, pBIOSInfo->TVDIPort, TRUE);
ViaDisplayEnableDVO(pScrn, pBIOSInfo->TVDIPort);
ViaTVSetMode(pScrn, mode);
}
ViaModeFirstCRTC(pScrn, mode);
} else {
ViaDisplayDisableCRT(pScrn);
}
// Enable panel support on VM800, K8M800 and VX900 chipset
// See: https://bugs.launchpad.net/openchrome/+bug/186103
if (pBIOSInfo->Panel->IsActive &&
((pVia->Chipset == VIA_VM800) ||
(pVia->Chipset == VIA_K8M800) ||
(pVia->Chipset == VIA_VX900) )) {
pBIOSInfo->FirstCRTC->IsActive=TRUE;
if (pVia->DDC1) {
pBIOSInfo->SecondCRTC->IsActive=TRUE;
} else {
//We need to disable the secondary to properly work XVideo on VX900
pBIOSInfo->SecondCRTC->IsActive=FALSE;
}
ViaModeFirstCRTC(pScrn, mode);
}
if (pBIOSInfo->Simultaneous->IsActive) {
ViaDisplayEnableSimultaneous(pScrn);
} else {
ViaDisplayDisableSimultaneous(pScrn);
}
}
|