1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
|
/*
* Copyright © 2013-2014 Intel Corporation
* Copyright © 2015 Advanced Micro Devices, Inc.
*
* Permission to use, copy, modify, distribute, and sell this software and its
* documentation for any purpose is hereby granted without fee, provided that
* the above copyright notice appear in all copies and that both that copyright
* notice and this permission notice appear in supporting documentation, and
* that the name of the copyright holders not be used in advertising or
* publicity pertaining to distribution of the software without specific,
* written prior permission. The copyright holders make no representations
* about the suitability of this software for any purpose. It is provided "as
* is" without express or implied warranty.
*
* THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
* INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
* EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR
* CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
* DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
* TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE
* OF THIS SOFTWARE.
*/
#include "amdgpu_drv.h"
#ifdef HAVE_MISYNCSHM_H
#include "misync.h"
#include "misyncshm.h"
#include "misyncstr.h"
#include "amdgpu_glamor.h"
/*
* This whole file exists to wrap a sync fence trigger operation
* so that we can flush the batch buffer to provide serialization
* between the server and the shm fence client
*/
static DevPrivateKeyRec amdgpu_sync_fence_private_key;
typedef struct _amdgpu_sync_fence_private {
SyncFenceSetTriggeredFunc set_triggered;
} amdgpu_sync_fence_private;
#define SYNC_FENCE_PRIV(pFence) \
(amdgpu_sync_fence_private *) dixLookupPrivate(&pFence->devPrivates, &amdgpu_sync_fence_private_key)
static void
amdgpu_sync_fence_set_triggered (SyncFence *fence)
{
ScreenPtr screen = fence->pScreen;
amdgpu_sync_fence_private *private = SYNC_FENCE_PRIV(fence);
/* Flush pending rendering operations */
amdgpu_glamor_flush(xf86ScreenToScrn(screen));
fence->funcs.SetTriggered = private->set_triggered;
fence->funcs.SetTriggered(fence);
private->set_triggered = fence->funcs.SetTriggered;
fence->funcs.SetTriggered = amdgpu_sync_fence_set_triggered;
}
static void
amdgpu_sync_create_fence(ScreenPtr screen,
SyncFence *fence,
Bool initially_triggered)
{
ScrnInfoPtr scrn = xf86ScreenToScrn(screen);
AMDGPUInfoPtr info = AMDGPUPTR(scrn);
SyncScreenFuncsPtr screen_funcs = miSyncGetScreenFuncs(screen);
amdgpu_sync_fence_private *private = SYNC_FENCE_PRIV(fence);
screen_funcs->CreateFence = info->CreateFence;
screen_funcs->CreateFence(screen, fence, initially_triggered);
info->CreateFence = screen_funcs->CreateFence;
screen_funcs->CreateFence = amdgpu_sync_create_fence;
private->set_triggered = fence->funcs.SetTriggered;
fence->funcs.SetTriggered = amdgpu_sync_fence_set_triggered;
}
Bool
amdgpu_sync_init(ScreenPtr screen)
{
ScrnInfoPtr scrn = xf86ScreenToScrn(screen);
AMDGPUInfoPtr info = AMDGPUPTR(scrn);
SyncScreenFuncsPtr screen_funcs;
if (!xf86LoaderCheckSymbol("miSyncShmScreenInit")) {
xf86DrvMsg(scrn->scrnIndex, X_WARNING,
"SYNC extension fences disabled because "
"miSyncShmScreenInit symbol unresolved\n");
return FALSE;
}
if (!miSyncShmScreenInit(screen)) {
xf86DrvMsg(scrn->scrnIndex, X_WARNING,
"SYNC extension fences disabled because "
"miSyncShmScreenInit failed\n");
return FALSE;
}
if (!dixPrivateKeyRegistered(&amdgpu_sync_fence_private_key)) {
if (!dixRegisterPrivateKey(&amdgpu_sync_fence_private_key,
PRIVATE_SYNC_FENCE,
sizeof (amdgpu_sync_fence_private))) {
xf86DrvMsg(scrn->scrnIndex, X_WARNING,
"SYNC extension fences disabled because "
"dixRegisterPrivateKey failed\n");
return FALSE;
}
}
xf86DrvMsg(xf86ScreenToScrn(screen)->scrnIndex, X_INFO,
"SYNC extension fences enabled\n");
screen_funcs = miSyncGetScreenFuncs(screen);
info->CreateFence = screen_funcs->CreateFence;
screen_funcs->CreateFence = amdgpu_sync_create_fence;
return TRUE;
}
void
amdgpu_sync_close(ScreenPtr screen)
{
ScrnInfoPtr scrn = xf86ScreenToScrn(screen);
AMDGPUInfoPtr info = AMDGPUPTR(scrn);
SyncScreenFuncsPtr screen_funcs = miSyncGetScreenFuncs(screen);
if (screen_funcs && info->CreateFence)
screen_funcs->CreateFence = info->CreateFence;
info->CreateFence = NULL;
}
#else /* !HAVE_MISYNCSHM_H */
Bool
amdgpu_sync_init(ScreenPtr screen)
{
xf86DrvMsg(xf86ScreenToScrn(screen)->scrnIndex, X_INFO,
"SYNC extension fences disabled because misyncshm.h not "
"available at build time\n");
return FALSE;
}
void
amdgpu_sync_close(ScreenPtr screen)
{
}
#endif
|
