1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
|
/* Header: //Mercury/Projects/archives/XFree86/4.0/regsmi.h-arc 1.11 14 Sep 2000 11:17:30 Frido $ */
/*
Copyright (C) 1994-1999 The XFree86 Project, Inc. All Rights Reserved.
Copyright (C) 2000 Silicon Motion, Inc. All Rights Reserved.
Permission is hereby granted, free of charge, to any person obtaining a copy of
this software and associated documentation files (the "Software"), to deal in
the Software without restriction, including without limitation the rights to
use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies
of the Software, and to permit persons to whom the Software is furnished to do
so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FIT-
NESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
XFREE86 PROJECT BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
Except as contained in this notice, the names of the XFree86 Project and
Silicon Motion shall not be used in advertising or otherwise to promote the
sale, use or other dealings in this Software without prior written
authorization from the XFree86 Project and SIlicon Motion.
*/
#ifndef _REGSMI_H
#define _REGSMI_H
#ifndef PCI_CHIP_SMI501
#define PCI_CHIP_SMI501 0x0501
#endif
#define SMI_LYNX_SERIES(chip) ((chip & 0xF0F0) == 0x0010)
#define SMI_LYNX3D_SERIES(chip) ((chip & 0xF0F0) == 0x0020)
#define SMI_COUGAR_SERIES(chip) ((chip & 0xF0F0) == 0x0030)
#define SMI_LYNXEM_SERIES(chip) ((chip & 0xFFF0) == 0x0710)
#define SMI_LYNXM_SERIES(chip) ((chip & 0xFF00) == 0x0700)
#define SMI_MSOC_SERIES(chip) ((chip & 0xFF00) == 0x0500)
/* Chip tags */
#define PCI_SMI_VENDOR_ID PCI_VENDOR_SMI
#define SMI_UNKNOWN 0
#define SMI_LYNX PCI_CHIP_SMI910
#define SMI_LYNXE PCI_CHIP_SMI810
#define SMI_LYNX3D PCI_CHIP_SMI820
#define SMI_LYNXEM PCI_CHIP_SMI710
#define SMI_LYNXEMplus PCI_CHIP_SMI712
#define SMI_LYNX3DM PCI_CHIP_SMI720
#define SMI_COUGAR3DR PCI_CHIP_SMI731
#define SMI_MSOC PCI_CHIP_SMI501
/* Mobile-System-on-a-Chip */
#define IS_MSOC(pSmi) ((pSmi)->Chipset == SMI_MSOC)
/* I/O Functions */
static __inline__ CARD8
VGAIN8_INDEX(SMIPtr pSmi, int indexPort, int dataPort, CARD8 index)
{
if (pSmi->IOBase) {
MMIO_OUT8(pSmi->IOBase, indexPort, index);
return(MMIO_IN8(pSmi->IOBase, dataPort));
} else {
outb(pSmi->PIOBase + indexPort, index);
return(inb(pSmi->PIOBase + dataPort));
}
}
static __inline__ void
VGAOUT8_INDEX(SMIPtr pSmi, int indexPort, int dataPort, CARD8 index, CARD8 data)
{
if (pSmi->IOBase) {
MMIO_OUT8(pSmi->IOBase, indexPort, index);
MMIO_OUT8(pSmi->IOBase, dataPort, data);
} else {
outb(pSmi->PIOBase + indexPort, index);
outb(pSmi->PIOBase + dataPort, data);
}
}
static __inline__ CARD8
VGAIN8(SMIPtr pSmi, int port)
{
if (pSmi->IOBase) {
return(MMIO_IN8(pSmi->IOBase, port));
} else {
return(inb(pSmi->PIOBase + port));
}
}
static __inline__ void
VGAOUT8(SMIPtr pSmi, int port, CARD8 data)
{
if (pSmi->IOBase) {
MMIO_OUT8(pSmi->IOBase, port, data);
} else {
outb(pSmi->PIOBase + port, data);
}
}
#define WRITE_DPR(pSmi, dpr, data) \
do { \
MMIO_OUT32(pSmi->DPRBase, dpr, data); \
DEBUG("DPR%02X = %08X\n", dpr, data); \
} while (0)
#define READ_DPR(pSmi, dpr) MMIO_IN32(pSmi->DPRBase, dpr)
#define WRITE_VPR(pSmi, vpr, data) \
do { \
MMIO_OUT32(pSmi->VPRBase, vpr, data); \
DEBUG("VPR%02X = %08X\n", vpr, data); \
} while (0)
#define READ_VPR(pSmi, vpr) MMIO_IN32(pSmi->VPRBase, vpr)
#define WRITE_CPR(pSmi, cpr, data) \
do { \
MMIO_OUT32(pSmi->CPRBase, cpr, data); \
DEBUG("CPR%02X = %08X\n", cpr, data); \
} while (0)
#define READ_CPR(pSmi, cpr) MMIO_IN32(pSmi->CPRBase, cpr)
#define WRITE_FPR(pSmi, fpr, data) \
do { \
MMIO_OUT32(pSmi->FPRBase, fpr, data); \
DEBUG("FPR%02X = %08X\n", fpr, data); \
} while (0)
#define READ_FPR(pSmi, fpr) MMIO_IN32(pSmi->FPRBase, fpr)
#define WRITE_DCR(pSmi, dcr, data) \
do { \
MMIO_OUT32(pSmi->DCRBase, dcr, data); \
DEBUG("DCR%02X = %08X\n", dcr, data); \
} while (0)
#define READ_DCR(pSmi, dcr) MMIO_IN32(pSmi->DCRBase, dcr)
#define WRITE_SCR(pSmi, scr, data) \
do { \
MMIO_OUT32(pSmi->SCRBase, scr, data); \
DEBUG("SCR%02X = %08X\n", scr, data); \
} while (0)
#define READ_SCR(pSmi, scr) MMIO_IN32(pSmi->SCRBase, scr)
/* 2D Engine commands */
#define SMI_TRANSPARENT_SRC 0x00000100
#define SMI_TRANSPARENT_DEST 0x00000300
#define SMI_OPAQUE_PXL 0x00000000
#define SMI_TRANSPARENT_PXL 0x00000400
#define SMI_MONO_PACK_8 0x00001000
#define SMI_MONO_PACK_16 0x00002000
#define SMI_MONO_PACK_32 0x00003000
#define SMI_ROP2_SRC 0x00008000
#define SMI_ROP2_PAT 0x0000C000
#define SMI_ROP3 0x00000000
#define SMI_BITBLT 0x00000000
#define SMI_RECT_FILL 0x00010000
#define SMI_TRAPEZOID_FILL 0x00030000
#define SMI_SHORT_STROKE 0x00060000
#define SMI_BRESENHAM_LINE 0x00070000
#define SMI_HOSTBLT_WRITE 0x00080000
#define SMI_HOSTBLT_READ 0x00090000
#define SMI_ROTATE_BLT 0x000B0000
#define SMI_SRC_COLOR 0x00000000
#define SMI_SRC_MONOCHROME 0x00400000
#define SMI_GRAPHICS_STRETCH 0x00800000
#define SMI_ROTATE_CW 0x01000000
#define SMI_ROTATE_CCW 0x02000000
#define SMI_MAJOR_X 0x00000000
#define SMI_MAJOR_Y 0x04000000
#define SMI_LEFT_TO_RIGHT 0x00000000
#define SMI_RIGHT_TO_LEFT 0x08000000
#define SMI_COLOR_PATTERN 0x40000000
#define SMI_MONO_PATTERN 0x00000000
#define SMI_QUICK_START 0x10000000
#define SMI_START_ENGINE 0x80000000
/* timeout value for engine waits */
#define MAXLOOP 0x100000
/* Wait until 2d engine queue is empty */
#define WaitQueue() \
do { \
int loop = MAXLOOP; \
\
mem_barrier(); \
if (IS_MSOC(pSmi)) { \
/* 20:20 2D Engine FIFO Status. This bit is read-only.
* 0: FIFO not empty.
* 1: FIFO empty.
*/ \
while (loop-- && \
(READ_SCR(pSmi, 0x0000) & (1 << 20)) == 0) \
; \
} \
else { \
while (loop-- && \
!(VGAIN8_INDEX(pSmi, VGA_SEQ_INDEX, \
VGA_SEQ_DATA, 0x16) & 0x10)) \
; \
} \
if (loop <= 0) \
SMI_GEReset(pScrn, 1, __LINE__, __FILE__); \
} while (0)
/* Wait until GP is idle */
#define WaitIdle() \
do { \
int loop = MAXLOOP; \
\
mem_barrier(); \
if (IS_MSOC(pSmi)) { \
MSOCCmdStatusRec status; \
\
/* bit 0: 2d engine idle if *not set*
* bit 1: 2d fifo empty if *set*
* bit 2: 2d setup idle if if *not set*
* bit 18: color conversion idle if *not set*
* bit 19: command fifo empty if *set*
* bit 20: 2d memory fifo empty idle if *set*
*/ \
for (status.value = READ_SCR(pSmi, CMD_STATUS); \
loop && (status.f.engine || \
!status.f.cmdfifo || \
status.f.setup || \
status.f.csc || \
!status.f.cmdhif || \
!status.f.memfifo); \
status.value = READ_SCR(pSmi, CMD_STATUS), loop--) \
; \
} \
else { \
int status; \
\
for (status = VGAIN8_INDEX(pSmi, VGA_SEQ_INDEX, \
VGA_SEQ_DATA, 0x16); \
loop && (status & 0x18) != 0x10; \
status = VGAIN8_INDEX(pSmi, VGA_SEQ_INDEX, \
VGA_SEQ_DATA, 0x16), loop--) \
; \
} \
if (loop <= 0) \
SMI_GEReset(pScrn, 1, __LINE__, __FILE__); \
} while (0)
#define RGB8_PSEUDO (-1)
#define RGB16_565 0
#define RGB16_555 1
#define RGB32_888 2
/* register defines so we're not hardcoding numbers */
#define FPR00 0x0000
/* video window formats - I=indexed, P=packed */
#define FPR00_FMT_8I 0x0
#define FPR00_FMT_15P 0x1
#define FPR00_FMT_16P 0x2
#define FPR00_FMT_32P 0x3
#define FPR00_FMT_24P 0x4
#define FPR00_FMT_8P 0x5
#define FPR00_FMT_YUV422 0x6
#define FPR00_FMT_YUV420 0x7
/* possible bit definitions for FPR00 - VWI = Video Window 1 */
#define FPR00_VWIENABLE 0x00000008
#define FPR00_VWITILE 0x00000010
#define FPR00_VWIFILTER2 0x00000020
#define FPR00_VWIFILTER4 0x00000040
#define FPR00_VWIKEYENABLE 0x00000080
#define FPR00_VWIGDF_SHIFT 16
#define FPR00_VWIGDENABLE 0x00080000
#define FPR00_VWIGDTILE 0x00100000
#define FPR00_MASKBITS 0x0000FFFF
#define FPR04 0x0004
#define FPR08 0x0008
#define FPR0C 0x000C
#define FPR10 0x0010
#define FPR14 0x0014
#define FPR18 0x0018
#define FPR1C 0x001C
#define FPR20 0x0020
#define FPR24 0x0024
#define FPR58 0x0058
#define FPR5C 0x005C
#define FPR68 0x0068
#define FPRB0 0x00B0
#define FPRB4 0x00B4
#define FPRC4 0x00C4
#define FPRCC 0x00CC
#define FPR158 0x0158
#define FPR158_MASK_MAXBITS 0x07FF
#define FPR158_MASK_BOUNDARY 0x0800
#define FPR15C 0x015C
#define FPR15C_MASK_HWCCOLORS 0x0000FFFF
#define FPR15C_MASK_HWCADDREN 0xFFFF0000
#define FPR15C_MASK_HWCENABLE 0x80000000
/* Maximum hardware cursor dimensions */
#define SMILYNX_MAX_CURSOR 32
#define SMI501_MAX_CURSOR 64
#define SMILYNX_CURSOR_SIZE 1024
#define SMI501_CURSOR_SIZE 2048
#if SMI_CURSOR_ALPHA_PLANE
/* Stored in either 4:4:4:4 or 5:6:5 format */
# define SMI501_ARGB_CURSOR_SIZE \
(SMI501_MAX_CURSOR * SMI501_MAX_CURSOR * 2)
#endif
/* HWCursor definitions for Panel AND CRT */
#define SMI501_MASK_HWCENABLE 0x80000000
#define SMI501_MASK_MAXBITS 0x000007FF
#define SMI501_MASK_BOUNDARY 0x00000800
#define SMI501_HWCFBADDR_MASK 0x0CFFFFFF
/* panel sizes returned by the bios */
#define PANEL_640x480 0x00
#define PANEL_800x600 0x01
#define PANEL_1024x768 0x02
#define PANEL_1280x1024 0x03
#define PANEL_1600x1200 0x04
#define PANEL_1400x1050 0x0A
#endif /* _REGSMI_H */
|
