summaryrefslogtreecommitdiff
path: root/sys
diff options
context:
space:
mode:
authorPatrick Wildt <patrick@cvs.openbsd.org>2020-02-05 10:19:35 +0000
committerPatrick Wildt <patrick@cvs.openbsd.org>2020-02-05 10:19:35 +0000
commit4b3e3f09320592a79295d970abd32ffec707c5f9 (patch)
tree2ff00614462575a300fa031011e435858323936d /sys
parent734a1b335b8a46670dfbb8f5ebdc7de256611572 (diff)
regen
Diffstat (limited to 'sys')
-rw-r--r--sys/dev/pci/pcidevs.h31
-rw-r--r--sys/dev/pci/pcidevs_data.h124
2 files changed, 155 insertions, 0 deletions
diff --git a/sys/dev/pci/pcidevs.h b/sys/dev/pci/pcidevs.h
index 0d372e88961..4ffba837b27 100644
--- a/sys/dev/pci/pcidevs.h
+++ b/sys/dev/pci/pcidevs.h
@@ -4592,9 +4592,40 @@
#define PCI_PRODUCT_INTEL_WL_3165_2 0x3166 /* Dual Band Wireless AC 3165 */
#define PCI_PRODUCT_INTEL_GLK_UHD_605 0x3184 /* UHD Graphics 605 */
#define PCI_PRODUCT_INTEL_GLK_UHD_600 0x3185 /* UHD Graphics 600 */
+#define PCI_PRODUCT_INTEL_GLK_DPTF 0x318c /* Gemini Lake DPTF */
+#define PCI_PRODUCT_INTEL_GLK_GNA 0x3190 /* Gemini Lake GNA */
+#define PCI_PRODUCT_INTEL_GLK_PMC 0x3194 /* Gemini Lake PMC */
+#define PCI_PRODUCT_INTEL_GLK_HDA 0x3198 /* Gemini Lake HD Audio */
+#define PCI_PRODUCT_INTEL_GLK_XHCI 0x31a8 /* Gemini Lake xHCI */
+#define PCI_PRODUCT_INTEL_GLK_I2C_1 0x31ac /* Gemini Lake I2C */
+#define PCI_PRODUCT_INTEL_GLK_I2C_2 0x31ae /* Gemini Lake I2C */
+#define PCI_PRODUCT_INTEL_GLK_I2C_3 0x31b0 /* Gemini Lake I2C */
+#define PCI_PRODUCT_INTEL_GLK_I2C_4 0x31b2 /* Gemini Lake I2C */
+#define PCI_PRODUCT_INTEL_GLK_I2C_5 0x31b4 /* Gemini Lake I2C */
+#define PCI_PRODUCT_INTEL_GLK_I2C_6 0x31b6 /* Gemini Lake I2C */
+#define PCI_PRODUCT_INTEL_GLK_I2C_7 0x31b8 /* Gemini Lake I2C */
+#define PCI_PRODUCT_INTEL_GLK_I2C_8 0x31ba /* Gemini Lake I2C */
+#define PCI_PRODUCT_INTEL_GLK_UART_1 0x31bc /* Gemini Lake HSUART */
+#define PCI_PRODUCT_INTEL_GLK_UART_2 0x31be /* Gemini Lake HSUART */
+#define PCI_PRODUCT_INTEL_GLK_UART_3 0x31c0 /* Gemini Lake HSUART */
+#define PCI_PRODUCT_INTEL_GLK_SPI_1 0x31c2 /* Gemini Lake SPI */
+#define PCI_PRODUCT_INTEL_GLK_SPI_2 0x31c4 /* Gemini Lake SPI */
+#define PCI_PRODUCT_INTEL_GLK_SPI_3 0x31c6 /* Gemini Lake SPI */
#define PCI_PRODUCT_INTEL_GLK_SDMMC 0x31ca /* Gemini Lake SD/MMC */
#define PCI_PRODUCT_INTEL_GLK_EMMC 0x31cc /* Gemini Lake eMMC */
#define PCI_PRODUCT_INTEL_GLK_SDIO 0x31d0 /* Gemini Lake SDIO */
+#define PCI_PRODUCT_INTEL_GLK_SMB 0x31d4 /* Gemini Lake SMBus */
+#define PCI_PRODUCT_INTEL_GLK_PCIE_1 0x31d6 /* Gemini Lake PCIE */
+#define PCI_PRODUCT_INTEL_GLK_PCIE_2 0x31d7 /* Gemini Lake PCIE */
+#define PCI_PRODUCT_INTEL_GLK_PCIE_3 0x31d8 /* Gemini Lake PCIE */
+#define PCI_PRODUCT_INTEL_GLK_PCIE_4 0x31d9 /* Gemini Lake PCIE */
+#define PCI_PRODUCT_INTEL_GLK_PCIE_5 0x31da /* Gemini Lake PCIE */
+#define PCI_PRODUCT_INTEL_GLK_PCIE_6 0x31db /* Gemini Lake PCIE */
+#define PCI_PRODUCT_INTEL_GLK_WL 0x31dc /* Gemini Lake CNVi */
+#define PCI_PRODUCT_INTEL_GLK_AHCI 0x31e3 /* Gemini Lake AHCI */
+#define PCI_PRODUCT_INTEL_GLK_LPC 0x31e8 /* Gemini Lake LPC */
+#define PCI_PRODUCT_INTEL_GLK_UART_4 0x31ee /* Gemini Lake HSUART */
+#define PCI_PRODUCT_INTEL_GLK_HB 0x31f0 /* Gemini Lake Host */
#define PCI_PRODUCT_INTEL_31244 0x3200 /* 31244 SATA */
#define PCI_PRODUCT_INTEL_82855PM_HB 0x3340 /* 82855PM Host */
#define PCI_PRODUCT_INTEL_82855PM_AGP 0x3341 /* 82855PM AGP */
diff --git a/sys/dev/pci/pcidevs_data.h b/sys/dev/pci/pcidevs_data.h
index a0f824bd32a..f151ca64c3b 100644
--- a/sys/dev/pci/pcidevs_data.h
+++ b/sys/dev/pci/pcidevs_data.h
@@ -15808,6 +15808,82 @@ static const struct pci_known_product pci_known_products[] = {
"UHD Graphics 600",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_DPTF,
+ "Gemini Lake DPTF",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_GNA,
+ "Gemini Lake GNA",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_PMC,
+ "Gemini Lake PMC",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_HDA,
+ "Gemini Lake HD Audio",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_XHCI,
+ "Gemini Lake xHCI",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_I2C_1,
+ "Gemini Lake I2C",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_I2C_2,
+ "Gemini Lake I2C",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_I2C_3,
+ "Gemini Lake I2C",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_I2C_4,
+ "Gemini Lake I2C",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_I2C_5,
+ "Gemini Lake I2C",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_I2C_6,
+ "Gemini Lake I2C",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_I2C_7,
+ "Gemini Lake I2C",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_I2C_8,
+ "Gemini Lake I2C",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_UART_1,
+ "Gemini Lake HSUART",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_UART_2,
+ "Gemini Lake HSUART",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_UART_3,
+ "Gemini Lake HSUART",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_SPI_1,
+ "Gemini Lake SPI",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_SPI_2,
+ "Gemini Lake SPI",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_SPI_3,
+ "Gemini Lake SPI",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_SDMMC,
"Gemini Lake SD/MMC",
},
@@ -15820,6 +15896,54 @@ static const struct pci_known_product pci_known_products[] = {
"Gemini Lake SDIO",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_SMB,
+ "Gemini Lake SMBus",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_PCIE_1,
+ "Gemini Lake PCIE",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_PCIE_2,
+ "Gemini Lake PCIE",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_PCIE_3,
+ "Gemini Lake PCIE",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_PCIE_4,
+ "Gemini Lake PCIE",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_PCIE_5,
+ "Gemini Lake PCIE",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_PCIE_6,
+ "Gemini Lake PCIE",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_WL,
+ "Gemini Lake CNVi",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_AHCI,
+ "Gemini Lake AHCI",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_LPC,
+ "Gemini Lake LPC",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_UART_4,
+ "Gemini Lake HSUART",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_HB,
+ "Gemini Lake Host",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_31244,
"31244 SATA",
},