summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--sys/dev/pci/pcidevs.h29
-rw-r--r--sys/dev/pci/pcidevs_data.h94
2 files changed, 121 insertions, 2 deletions
diff --git a/sys/dev/pci/pcidevs.h b/sys/dev/pci/pcidevs.h
index e2ee94b4709..2ed1a0891a1 100644
--- a/sys/dev/pci/pcidevs.h
+++ b/sys/dev/pci/pcidevs.h
@@ -2,7 +2,7 @@
* THIS FILE AUTOMATICALLY GENERATED. DO NOT EDIT.
*
* generated from:
- * OpenBSD: pcidevs,v 1.1984 2022/01/10 23:40:37 jsg Exp
+ * OpenBSD: pcidevs,v 1.1985 2022/01/20 13:12:07 jsg Exp
*/
/* $NetBSD: pcidevs,v 1.30 1997/06/24 06:20:24 thorpej Exp $ */
@@ -351,6 +351,8 @@
#define PCI_VENDOR_ROCKCHIP 0x1d87 /* Rockchip */
#define PCI_VENDOR_TEKRAM2 0x1de1 /* Tekram */
#define PCI_VENDOR_AMPERE 0x1def /* Ampere */
+#define PCI_VENDOR_KIOXIA 0x1e0f /* Kioxia */
+#define PCI_VENDOR_YMTC 0x1e49 /* YMTC */
#define PCI_VENDOR_SSSTC 0x1e95 /* SSSTC */
#define PCI_VENDOR_QUECTEL 0x1eac /* Quectel */
#define PCI_VENDOR_TEHUTI 0x1fc9 /* Tehuti Networks */
@@ -5400,6 +5402,9 @@
#define PCI_PRODUCT_INTEL_H570_ESPI 0x4386 /* H570 eSPI */
#define PCI_PRODUCT_INTEL_B560_ESPI 0x4387 /* B560 eSPI */
#define PCI_PRODUCT_INTEL_H510_ESPI 0x4388 /* H510 eSPI */
+#define PCI_PRODUCT_INTEL_WM590_ESPI 0x4389 /* WM590 eSPI */
+#define PCI_PRODUCT_INTEL_QM580_ESPI 0x438a /* QM580 eSPI */
+#define PCI_PRODUCT_INTEL_HM570_ESPI 0x438b /* HM570 eSPI */
#define PCI_PRODUCT_INTEL_W580_ESPI 0x438f /* W580 eSPI */
#define PCI_PRODUCT_INTEL_500SERIES_P2SB 0x43a0 /* 500 Series P2SB */
#define PCI_PRODUCT_INTEL_500SERIES_PMC 0x43a1 /* 500 Series PMC */
@@ -6039,25 +6044,40 @@
#define PCI_PRODUCT_INTEL_RCUXX 0x9622 /* RCUxx I2O RAID */
#define PCI_PRODUCT_INTEL_RCU31 0x9641 /* RCU31 I2O RAID */
#define PCI_PRODUCT_INTEL_RCU31L 0x96a1 /* RCU31L I2O RAID */
+#define PCI_PRODUCT_INTEL_TGL_H_PCIE_0 0x9a01 /* Core 11G PCIE */
#define PCI_PRODUCT_INTEL_TGL_UP4_2C_HB 0x9a02 /* Core 11G Host */
#define PCI_PRODUCT_INTEL_TGL_DTT 0x9a03 /* Core 11G DTT */
#define PCI_PRODUCT_INTEL_TGL_UP3_2C_HB 0x9a04 /* Core 11G Host */
+#define PCI_PRODUCT_INTEL_TGL_H_PCIE_1 0x9a05 /* Core 11G PCIE */
+#define PCI_PRODUCT_INTEL_TGL_H_PCIE_2 0x9a07 /* Core 11G PCIE */
#define PCI_PRODUCT_INTEL_TGL_PCIE_1 0x9a09 /* Core 11G PCIE */
#define PCI_PRODUCT_INTEL_TGL_VMD 0x9a0b /* Core 11G VMD */
#define PCI_PRODUCT_INTEL_TGL_SRAM 0x9a0d /* Core 11G SRAM */
+#define PCI_PRODUCT_INTEL_TGL_H_PCIE_3 0x9a0f /* Core 11G PCIE */
#define PCI_PRODUCT_INTEL_TGL_GNA 0x9a11 /* Core 11G GNA */
#define PCI_PRODUCT_INTEL_TGL_UP4_4C_HB 0x9a12 /* Core 11G Host */
#define PCI_PRODUCT_INTEL_TGL_XHCI 0x9a13 /* Core 11G xHCI */
#define PCI_PRODUCT_INTEL_TGL_UP3_4C_HB 0x9a14 /* Core 11G Host */
#define PCI_PRODUCT_INTEL_TGL_XDCI 0x9a15 /* Core 11G xDCI */
+#define PCI_PRODUCT_INTEL_TGL_H_XHCI 0x9a17 /* Core 11G xHCI */
#define PCI_PRODUCT_INTEL_TGL_IPU 0x9a19 /* Core 11G IPU */
+#define PCI_PRODUCT_INTEL_TGL_UP3R_4C_HB 0x9a1a /* Core 11G Host */
#define PCI_PRODUCT_INTEL_TGL_TBT_DMA0 0x9a1b /* Core 11G TBT */
#define PCI_PRODUCT_INTEL_TGL_TBT_DMA1 0x9a1d /* Core 11G TBT */
+#define PCI_PRODUCT_INTEL_TGL_H_TBT_DMA0 0x9a1f /* Core 11G TBT */
+#define PCI_PRODUCT_INTEL_TGL_H_TBT_DMA1 0x9a21 /* Core 11G TBT */
#define PCI_PRODUCT_INTEL_TGL_PCIE_2 0x9a23 /* Core 11G PCIE */
#define PCI_PRODUCT_INTEL_TGL_PCIE_3 0x9a25 /* Core 11G PCIE */
+#define PCI_PRODUCT_INTEL_TGL_H_6C_HB 0x9a26 /* Core 11G Host */
#define PCI_PRODUCT_INTEL_TGL_PCIE_4 0x9a27 /* Core 11G PCIE */
#define PCI_PRODUCT_INTEL_TGL_PCIE_5 0x9a29 /* Core 11G PCIE */
+#define PCI_PRODUCT_INTEL_TGL_H_TBT_PCIE0 0x9a2b /* Core 11G PCIE */
+#define PCI_PRODUCT_INTEL_TGL_H_TBT_PCIE1 0x9a2d /* Core 11G PCIE */
+#define PCI_PRODUCT_INTEL_TGL_H_TBT_PCIE2 0x9a2f /* Core 11G PCIE */
+#define PCI_PRODUCT_INTEL_TGL_H_TBT_PCIE3 0x9a31 /* Core 11G PCIE */
#define PCI_PRODUCT_INTEL_TGL_NPK 0x9a33 /* Core 11G NPK */
+#define PCI_PRODUCT_INTEL_TGL_H_8C_HB 0x9a36 /* Core 11G Host */
+#define PCI_PRODUCT_INTEL_TGL_H_IPU 0x9a39 /* Core 11G IPU */
#define PCI_PRODUCT_INTEL_TGL_GT2_1 0x9a40 /* Xe Graphics */
#define PCI_PRODUCT_INTEL_TGL_GT2_2 0x9a49 /* Xe Graphics */
#define PCI_PRODUCT_INTEL_TGL_GT2_3 0x9a59 /* Graphics */
@@ -6631,6 +6651,9 @@
/* Kingston */
#define PCI_PRODUCT_KINGSTON_A2000 0x2263 /* A2000 */
+/* Kioxia */
+#define PCI_PRODUCT_KIOXIA_BG4 0x0001 /* BG4 */
+
/* KTI */
#define PCI_PRODUCT_KTI_KTIE 0x3000 /* KTI */
@@ -8045,6 +8068,7 @@
#define PCI_PRODUCT_REALTEK_RTS522A 0x522a /* RTS522A Card Reader */
#define PCI_PRODUCT_REALTEK_RTS5249 0x5249 /* RTS5249 Card Reader */
#define PCI_PRODUCT_REALTEK_RTS525A 0x525a /* RTS525A Card Reader */
+#define PCI_PRODUCT_REALTEK_RTS5260 0x5260 /* RTS5260 Card Reader */
#define PCI_PRODUCT_REALTEK_RTL8402 0x5286 /* RTL8402 Card Reader */
#define PCI_PRODUCT_REALTEK_RTL8411B 0x5287 /* RTL8411B Card Reader */
#define PCI_PRODUCT_REALTEK_RTL8411 0x5289 /* RTL8411 Card Reader */
@@ -9279,6 +9303,9 @@
#define PCI_PRODUCT_YAMAHA_YMF754 0x0012 /* 754 */
#define PCI_PRODUCT_YAMAHA_YMF738 0x0020 /* 738 */
+/* Yangtze Memory products */
+#define PCI_PRODUCT_YMTC_PC005 0x1001 /* PC005 */
+
/* Zeinet products */
#define PCI_PRODUCT_ZEINET_1221 0x0001 /* 1221 */
diff --git a/sys/dev/pci/pcidevs_data.h b/sys/dev/pci/pcidevs_data.h
index 55941c6f150..f03a1189750 100644
--- a/sys/dev/pci/pcidevs_data.h
+++ b/sys/dev/pci/pcidevs_data.h
@@ -2,7 +2,7 @@
* THIS FILE AUTOMATICALLY GENERATED. DO NOT EDIT.
*
* generated from:
- * OpenBSD: pcidevs,v 1.1984 2022/01/10 23:40:37 jsg Exp
+ * OpenBSD: pcidevs,v 1.1985 2022/01/20 13:12:07 jsg Exp
*/
/* $NetBSD: pcidevs,v 1.30 1997/06/24 06:20:24 thorpej Exp $ */
@@ -18988,6 +18988,18 @@ static const struct pci_known_product pci_known_products[] = {
"H510 eSPI",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_WM590_ESPI,
+ "WM590 eSPI",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_QM580_ESPI,
+ "QM580 eSPI",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_HM570_ESPI,
+ "HM570 eSPI",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_W580_ESPI,
"W580 eSPI",
},
@@ -21544,6 +21556,10 @@ static const struct pci_known_product pci_known_products[] = {
"RCU31L I2O RAID",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_PCIE_0,
+ "Core 11G PCIE",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_UP4_2C_HB,
"Core 11G Host",
},
@@ -21556,6 +21572,14 @@ static const struct pci_known_product pci_known_products[] = {
"Core 11G Host",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_PCIE_1,
+ "Core 11G PCIE",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_PCIE_2,
+ "Core 11G PCIE",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_PCIE_1,
"Core 11G PCIE",
},
@@ -21568,6 +21592,10 @@ static const struct pci_known_product pci_known_products[] = {
"Core 11G SRAM",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_PCIE_3,
+ "Core 11G PCIE",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_GNA,
"Core 11G GNA",
},
@@ -21588,10 +21616,18 @@ static const struct pci_known_product pci_known_products[] = {
"Core 11G xDCI",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_XHCI,
+ "Core 11G xHCI",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_IPU,
"Core 11G IPU",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_UP3R_4C_HB,
+ "Core 11G Host",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_TBT_DMA0,
"Core 11G TBT",
},
@@ -21600,6 +21636,14 @@ static const struct pci_known_product pci_known_products[] = {
"Core 11G TBT",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_TBT_DMA0,
+ "Core 11G TBT",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_TBT_DMA1,
+ "Core 11G TBT",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_PCIE_2,
"Core 11G PCIE",
},
@@ -21608,6 +21652,10 @@ static const struct pci_known_product pci_known_products[] = {
"Core 11G PCIE",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_6C_HB,
+ "Core 11G Host",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_PCIE_4,
"Core 11G PCIE",
},
@@ -21616,10 +21664,34 @@ static const struct pci_known_product pci_known_products[] = {
"Core 11G PCIE",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_TBT_PCIE0,
+ "Core 11G PCIE",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_TBT_PCIE1,
+ "Core 11G PCIE",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_TBT_PCIE2,
+ "Core 11G PCIE",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_TBT_PCIE3,
+ "Core 11G PCIE",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_NPK,
"Core 11G NPK",
},
{
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_8C_HB,
+ "Core 11G Host",
+ },
+ {
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_H_IPU,
+ "Core 11G IPU",
+ },
+ {
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_TGL_GT2_1,
"Xe Graphics",
},
@@ -23836,6 +23908,10 @@ static const struct pci_known_product pci_known_products[] = {
"A2000",
},
{
+ PCI_VENDOR_KIOXIA, PCI_PRODUCT_KIOXIA_BG4,
+ "BG4",
+ },
+ {
PCI_VENDOR_KTI, PCI_PRODUCT_KTI_KTIE,
"KTI",
},
@@ -28824,6 +28900,10 @@ static const struct pci_known_product pci_known_products[] = {
"RTS525A Card Reader",
},
{
+ PCI_VENDOR_REALTEK, PCI_PRODUCT_REALTEK_RTS5260,
+ "RTS5260 Card Reader",
+ },
+ {
PCI_VENDOR_REALTEK, PCI_PRODUCT_REALTEK_RTL8402,
"RTL8402 Card Reader",
},
@@ -33108,6 +33188,10 @@ static const struct pci_known_product pci_known_products[] = {
"738",
},
{
+ PCI_VENDOR_YMTC, PCI_PRODUCT_YMTC_PC005,
+ "PC005",
+ },
+ {
PCI_VENDOR_ZEINET, PCI_PRODUCT_ZEINET_1221,
"1221",
},
@@ -34344,6 +34428,14 @@ static const struct pci_known_vendor pci_known_vendors[] = {
"Ampere",
},
{
+ PCI_VENDOR_KIOXIA,
+ "Kioxia",
+ },
+ {
+ PCI_VENDOR_YMTC,
+ "YMTC",
+ },
+ {
PCI_VENDOR_SSSTC,
"SSSTC",
},