summaryrefslogtreecommitdiff
path: root/sys/arch/arm64
AgeCommit message (Expand)Author
2017-06-11make vers.o not depend on gap.o using a trick, because it is piece ofTheo de Raadt
2017-06-11Use umask 077 instead of cp -p when installing the kernel as root.Alexander Bluhm
2017-06-06correct the depend list of a target introduced in rev 1.9Jonathan Gray
2017-06-05track permissions of original fileTheo de Raadt
2017-06-05The arm* architectures edit the ld.script, creating a copy in the compileTheo de Raadt
2017-06-04Create gap.* with umask 007 instead of 077 to make kernel builds afterTheo Buehler
2017-06-04Remove comment that no longer is true. esym is not written by ourPatrick Wildt
2017-06-04Split early startup code out of locore.S into locore0.S. Adjust linkPatrick Wildt
2017-06-03Create gap.S and gap.o with umask 077. Create lorder and bsd* with umask 007.Theo de Raadt
2017-06-01Pass the correct dma tag to the load buffer function. Passing t onlyPatrick Wildt
2017-05-30Kill db_sym_t.Martin Pieuchot
2017-05-27Use EFI memory map to discover available physical memory.Mark Kettenis
2017-05-21Give the vp pool its own allocator. Avoiding the logic that creates largeMark Kettenis
2017-05-21Add dwmmc(4), a driver for the Synopsis Designware SD/MMC controller as foundMark Kettenis
2017-05-18AAPCS64 requires 16 byte stack alignment. Set the bits in the systemJonathan Gray
2017-05-12Make atomic.h ready to be included in userland.Martin Pieuchot
2017-05-10Remove pmep_pa_is_mem(). Instead create write-back cachable mappings byMark Kettenis
2017-05-09Enable dwge(4). If the network hardware is initialized by U-Boot, theMark Kettenis
2017-05-08add a BUS_DMA_64BIT flag to bus_dma on all our archs.David Gwynne
2017-05-07Pass the address of the EFI system table and the EFI memory map throughMark Kettenis
2017-05-06Add rkgpio(4), a driver to handle GPIOs on Rockchip SoCs.Mark Kettenis
2017-05-06Print full MIDR for CPUs that can't be identified.Mark Kettenis
2017-05-06Now that we have a table of Cavium part numbers add the part number forJonathan Gray
2017-05-05Add rkpinctrl(4), a driver to configure pins on Rockchip SoCs. For now,Mark Kettenis
2017-05-05Add glue to attach SDHC compliant controllers using the FDT. This makesMark Kettenis
2017-05-05Add the missing cache flush operations for non-coherent mappings.Mark Kettenis
2017-05-04Recognize various Cavium ThunderX cores.Mark Kettenis
2017-05-03Bring boot() in line with our other architectures.Mark Kettenis
2017-05-02Zap silly diagnostic reboot message.Mark Kettenis
2017-05-02The pmap_vp_enter() function should only ever be called for userland mappingsMark Kettenis
2017-05-02Remove check for compatible property here as well.Mark Kettenis
2017-04-30Fix priority handling. The interrupt priority registers expose the full rangeMark Kettenis
2017-04-30Add rkclock(4), a driver for the Rockchip RK3399 clocks.Mark Kettenis
2017-04-30Rename Debugger() into db_enter().Martin Pieuchot
2017-04-30Add xhci@fdt, and move ehci(4) from the sunxi block to the generic block.Mark Kettenis
2017-04-30Add rkgrf(4), a driver that makes the "generic register file" of the RockchipMark Kettenis
2017-04-30Make early attrbute work here as well. Remove unreachable panic while there.Mark Kettenis
2017-04-30Unifdef KGDB.Martin Pieuchot
2017-04-29Decrement ci_idepth on all returns from agintc_irq_handler().Mark Kettenis
2017-04-29Add agintc(4), a driver for interrupt controllers conforming to ARM'sMark Kettenis
2017-04-29Move the userret() call out of data_abort() and simply call it just before weMark Kettenis
2017-04-29Call refreshcreds() in ast() since we may get there without going throughMark Kettenis
2017-04-29store cpu model information in the buffer used by the hw.model sysctlJonathan Gray
2017-04-27Use (32-bit) word-sized access in the a4x bus space routine even if onlyMark Kettenis
2017-04-27Add code to identify the CPUs on arm64 systems. The primary CPU is attachedMark Kettenis
2017-04-24Stop dumping registers on "normal" segmentation faults. Do print the contentsMark Kettenis
2017-04-20Hook up mutex(9) to witness(4).Visa Hankala
2017-04-16Define EXT_IMPLICIT_NBIT like we do on sparc64 and mips64. Makes vaiousMark Kettenis
2017-04-15The tlb flushes in pmap_set_{l1,l2,l3} use ranges that don't fully make sense.Mark Kettenis
2017-04-13A little bit more trivial cleanup.Mark Kettenis