summaryrefslogtreecommitdiff
path: root/sys/dev
AgeCommit message (Expand)Author
2021-03-07ansiJonathan Gray
2021-03-06ansiJonathan Gray
2021-03-05ansiJonathan Gray
2021-03-05ansiJonathan Gray
2021-03-05ansiJonathan Gray
2021-03-03off by oneJonathan Gray
2021-03-03Add a configurable button mapping for tap gestures on touchpads.Ulf Brosziewski
2021-03-01Transactions on the AXI bus contain a Stream ID. SMMUs filterPatrick Wildt
2021-03-01The ep-gpios property is optional on the Rockchip PCIe controller.Patrick Wildt
2021-02-28Implement IOMMU OFW API for on-SoC/non-PCI devices.Patrick Wildt
2021-02-28Issue call to IOMMU OFW API to collect an IOMMU-sprinkled DMA tag.Patrick Wildt
2021-02-27regenJonathan Gray
2021-02-27sort and fix RTL8713 idJonathan Gray
2021-02-27regenJonathan Gray
2021-02-27sortJonathan Gray
2021-02-27regenJonathan Gray
2021-02-27add ids for Intel Xeon ScalableJonathan Gray
2021-02-26Read and parse OTP on the BCM4378. There are quite a few firmware andPatrick Wildt
2021-02-26Attach to BCM4378.Patrick Wildt
2021-02-26Add support for BCM4378 as implemented on the Apple M1. This chip seemsPatrick Wildt
2021-02-26touch pcidevs again to generated new rcs ids in headersjan
2021-02-26Only support #iommu-cells = <1> for now to make sure the correct stream IDMark Kettenis
2021-02-26Increase the amount of RX buffers given to the bwfm(4) chip. We haave seenPatrick Wildt
2021-02-26Add missing PCI product IDs for x710 10GBase-T into ixl(4)jan
2021-02-26Increase the buffer size for the ioctl response buffers to the same asPatrick Wildt
2021-02-26Indicate hostready signal to inform the firmware that the rings have beenPatrick Wildt
2021-02-26Refactor bwfm(4) firmware loading. The PCIe backend will need to be ablePatrick Wildt
2021-02-26Fix prio2fifo mapping table.Patrick Wildt
2021-02-25The firmware replaces the last 32-bit on RAM with a shared DRAM address.Patrick Wildt
2021-02-25Some newer chips have two D11/802.11 cores, and we need to reset both atPatrick Wildt
2021-02-25Support for version 7 of the bwfm(4) PCIe interface. The size of the itemsPatrick Wildt
2021-02-25Add some infrastructure in the PCI chipset tag for pci_probe_device_hook()Patrick Wildt
2021-02-25Add a framework for IOMMUs.Mark Kettenis
2021-02-25Prevent zero size devices from attachingjan
2021-02-25we don't have to cast to caddr_t when calling m_copydata anymore.David Gwynne
2021-02-24Enumerate GCI core, which seems to contain the OTP on the Apple M1.Patrick Wildt
2021-02-24remove unused usbd_get_device_string()Jonathan Gray
2021-02-24remove unused usbdi functionsJonathan Gray
2021-02-24remove unused xhci_cmd_evaluate_ctx()Jonathan Gray
2021-02-23remove some unused includesJonathan Gray
2021-02-23timecounting: use C99-style initialization for all timecounter structscheloha
2021-02-23remove unused acpiec_lock() acpiec_unlock() functionsJonathan Gray
2021-02-22Disable double-data rate modes if 1.8V signalling is not possible.Patrick Wildt
2021-02-22Slow mode is only relevant for legacy and high speed timings.Patrick Wildt
2021-02-22Improve support for the variant found on the Apple M1 SoC.Mark Kettenis
2021-02-22regenJonathan Gray
2021-02-22add some AMD 500 series, 17h/71h, Navi 10 and Kingston NVMe idsJonathan Gray
2021-02-20remove warning about amdgpu userptr ioctl being unimplementedJonathan Gray
2021-02-17Unify unit initialization.Marcus Glocker
2021-02-17If the device driver open call fails, don't set sc_open since in that caseMarcus Glocker
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-02 11:07:55 +0000