1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
|
/* $OpenBSD: tc_bus_mem.c,v 1.4 1996/11/12 20:29:45 niklas Exp $ */
/* $NetBSD: tc_bus_mem.c,v 1.7 1996/07/09 00:55:33 cgd Exp $ */
/*
* Copyright (c) 1996 Carnegie-Mellon University.
* All rights reserved.
*
* Author: Chris G. Demetriou
*
* Permission to use, copy, modify and distribute this software and
* its documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
*
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie the
* rights to redistribute these changes.
*/
/*
* Common TurboChannel Chipset "bus memory" functions.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/malloc.h>
#include <sys/syslog.h>
#include <sys/device.h>
#include <vm/vm.h>
#include <machine/bus.old.h>
#include <dev/tc/tcvar.h>
int tc_mem_map __P((void *, bus_mem_addr_t, bus_mem_size_t,
int, bus_mem_handle_t *));
void tc_mem_unmap __P((void *, bus_mem_handle_t,
bus_mem_size_t));
int tc_mem_subregion __P((void *, bus_mem_handle_t, bus_mem_size_t,
bus_mem_size_t, bus_mem_handle_t *));
u_int8_t tc_mem_read_1 __P((void *, bus_mem_handle_t,
bus_mem_size_t));
u_int16_t tc_mem_read_2 __P((void *, bus_mem_handle_t,
bus_mem_size_t));
u_int32_t tc_mem_read_4 __P((void *, bus_mem_handle_t,
bus_mem_size_t));
u_int64_t tc_mem_read_8 __P((void *, bus_mem_handle_t,
bus_mem_size_t));
void tc_mem_write_1 __P((void *, bus_mem_handle_t,
bus_mem_size_t, u_int8_t));
void tc_mem_write_2 __P((void *, bus_mem_handle_t,
bus_mem_size_t, u_int16_t));
void tc_mem_write_4 __P((void *, bus_mem_handle_t,
bus_mem_size_t, u_int32_t));
void tc_mem_write_8 __P((void *, bus_mem_handle_t,
bus_mem_size_t, u_int64_t));
/* XXX DOES NOT BELONG */
vm_offset_t tc_XXX_dmamap __P((void *));
void
tc_bus_mem_init(bc, memv)
bus_chipset_tag_t bc;
void *memv;
{
bc->bc_m_v = memv;
bc->bc_m_map = tc_mem_map;
bc->bc_m_unmap = tc_mem_unmap;
bc->bc_m_subregion = tc_mem_subregion;
bc->bc_mr1 = tc_mem_read_1;
bc->bc_mr2 = tc_mem_read_2;
bc->bc_mr4 = tc_mem_read_4;
bc->bc_mr8 = tc_mem_read_8;
bc->bc_mw1 = tc_mem_write_1;
bc->bc_mw2 = tc_mem_write_2;
bc->bc_mw4 = tc_mem_write_4;
bc->bc_mw8 = tc_mem_write_8;
/* XXX DOES NOT BELONG */
bc->bc_XXX_dmamap = tc_XXX_dmamap;
}
int
tc_mem_map(v, memaddr, memsize, cacheable, memhp)
void *v;
bus_mem_addr_t memaddr;
bus_mem_size_t memsize;
int cacheable;
bus_mem_handle_t *memhp;
{
if (memaddr & 0x7)
panic("tc_mem_map needs 8 byte alignment");
if (cacheable)
*memhp = ALPHA_PHYS_TO_K0SEG(memaddr);
else
*memhp = ALPHA_PHYS_TO_K0SEG(TC_DENSE_TO_SPARSE(memaddr));
return (0);
}
void
tc_mem_unmap(v, memh, memsize)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t memsize;
{
/* XXX nothing to do. */
}
int
tc_mem_subregion(v, memh, offset, size, nmemh)
void *v;
bus_mem_handle_t memh, *nmemh;
bus_mem_size_t offset, size;
{
/* Disallow subregioning that would make the handle unaligned. */
if ((offset & 0x7) != 0)
return (1);
if ((memh & TC_SPACE_SPARSE) != 0)
*nmemh = memh + (offset << 1);
else
*nmemh = memh + offset;
return (0);
}
u_int8_t
tc_mem_read_1(v, memh, off)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
{
volatile u_int8_t *p;
alpha_mb();
if ((memh & TC_SPACE_SPARSE) != 0)
panic("tc_mem_read_1 not implemented for sparse space");
p = (u_int8_t *)(memh + off);
return (*p);
}
u_int16_t
tc_mem_read_2(v, memh, off)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
{
volatile u_int16_t *p;
alpha_mb();
if ((memh & TC_SPACE_SPARSE) != 0)
panic("tc_mem_read_2 not implemented for sparse space");
p = (u_int16_t *)(memh + off);
return (*p);
}
u_int32_t
tc_mem_read_4(v, memh, off)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
{
volatile u_int32_t *p;
alpha_mb();
if ((memh & TC_SPACE_SPARSE) != 0)
/* Nothing special to do for 4-byte sparse space accesses */
p = (u_int32_t *)(memh + (off << 1));
else
p = (u_int32_t *)(memh + off);
return (*p);
}
u_int64_t
tc_mem_read_8(v, memh, off)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
{
volatile u_int64_t *p;
alpha_mb();
if ((memh & TC_SPACE_SPARSE) != 0)
panic("tc_mem_read_8 not implemented for sparse space");
p = (u_int64_t *)(memh + off);
return (*p);
}
void
tc_mem_write_1(v, memh, off, val)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
u_int8_t val;
{
if ((memh & TC_SPACE_SPARSE) != 0) {
volatile u_int64_t *p, v;
u_int64_t shift, msk;
shift = off & 0x3;
off &= 0x3;
p = (u_int64_t *)(memh + (off << 1));
msk = ~(0x1 << shift) & 0xf;
v = (msk << 32) | (((u_int64_t)val) << (shift * 8));
*p = val;
} else {
volatile u_int8_t *p;
p = (u_int8_t *)(memh + off);
*p = val;
}
alpha_mb();
}
void
tc_mem_write_2(v, memh, off, val)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
u_int16_t val;
{
if ((memh & TC_SPACE_SPARSE) != 0) {
volatile u_int64_t *p, v;
u_int64_t shift, msk;
shift = off & 0x2;
off &= 0x3;
p = (u_int64_t *)(memh + (off << 1));
msk = ~(0x3 << shift) & 0xf;
v = (msk << 32) | (((u_int64_t)val) << (shift * 8));
*p = val;
} else {
volatile u_int16_t *p;
p = (u_int16_t *)(memh + off);
*p = val;
}
alpha_mb();
}
void
tc_mem_write_4(v, memh, off, val)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
u_int32_t val;
{
volatile u_int32_t *p;
if ((memh & TC_SPACE_SPARSE) != 0)
/* Nothing special to do for 4-byte sparse space accesses */
p = (u_int32_t *)(memh + (off << 1));
else
p = (u_int32_t *)(memh + off);
*p = val;
alpha_mb();
}
void
tc_mem_write_8(v, memh, off, val)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
u_int64_t val;
{
volatile u_int64_t *p;
if ((memh & TC_SPACE_SPARSE) != 0)
panic("tc_mem_read_8 not implemented for sparse space");
p = (u_int64_t *)(memh + off);
*p = val;
alpha_mb();
}
/* XXX DOES NOT BELONG */
vm_offset_t
tc_XXX_dmamap(addr)
void *addr;
{
return (vtophys((vm_offset_t)addr));
}
|
