1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
|
/* $OpenBSD: cpu.h,v 1.125 2018/07/06 02:43:01 guenther Exp $ */
/* $NetBSD: cpu.h,v 1.1 2003/04/26 18:39:39 fvdl Exp $ */
/*-
* Copyright (c) 1990 The Regents of the University of California.
* All rights reserved.
*
* This code is derived from software contributed to Berkeley by
* William Jolitz.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* @(#)cpu.h 5.4 (Berkeley) 5/9/91
*/
#ifndef _MACHINE_CPU_H_
#define _MACHINE_CPU_H_
/*
* Definitions unique to x86-64 cpu support.
*/
#ifdef _KERNEL
#include <machine/frame.h>
#include <machine/segments.h> /* USERMODE */
#include <machine/cacheinfo.h>
#include <machine/intrdefs.h>
#endif /* _KERNEL */
#include <sys/device.h>
#include <sys/sched.h>
#include <sys/sensors.h>
#ifdef _KERNEL
/* VMXON region (Intel) */
struct vmxon_region {
uint32_t vr_revision;
};
/*
* VMX for Intel CPUs
*/
struct vmx {
uint64_t vmx_cr0_fixed0;
uint64_t vmx_cr0_fixed1;
uint64_t vmx_cr4_fixed0;
uint64_t vmx_cr4_fixed1;
uint32_t vmx_vmxon_revision;
uint32_t vmx_msr_table_size;
uint32_t vmx_cr3_tgt_count;
uint64_t vmx_vm_func;
};
/*
* SVM for AMD CPUs
*/
struct svm {
uint32_t svm_max_asid;
uint8_t svm_flush_by_asid;
uint8_t svm_vmcb_clean;
};
union vmm_cpu_cap {
struct vmx vcc_vmx;
struct svm vcc_svm;
};
struct x86_64_tss;
struct cpu_info {
/*
* The beginning of this structure in mapped in the userspace "u-k"
* page tables, so that these first couple members can be accessed
* from the trampoline code. The ci_PAGEALIGN member defines where
* the part that is *not* visible begins, so don't put anything
* above it that must be kept hidden from userspace!
*/
u_int64_t ci_kern_cr3; /* U+K page table */
u_int64_t ci_scratch; /* for U<-->K transition */
#define ci_PAGEALIGN ci_dev
struct device *ci_dev;
struct cpu_info *ci_self;
struct schedstate_percpu ci_schedstate; /* scheduler state */
struct cpu_info *ci_next;
struct proc *ci_curproc;
u_int ci_cpuid;
u_int ci_apicid;
u_int ci_acpi_proc_id;
u_int32_t ci_randseed;
u_int64_t ci_kern_rsp; /* kernel-only stack */
u_int64_t ci_intr_rsp; /* U<-->K trampoline stack */
u_int64_t ci_user_cr3; /* U-K page table */
struct pcb *ci_curpcb;
struct pcb *ci_idle_pcb;
struct intrsource *ci_isources[MAX_INTR_SOURCES];
u_int64_t ci_ipending;
int ci_ilevel;
int ci_idepth;
int ci_handled_intr_level;
u_int64_t ci_imask[NIPL];
u_int64_t ci_iunmask[NIPL];
#ifdef DIAGNOSTIC
int ci_mutex_level;
#endif
volatile u_int ci_flags;
u_int32_t ci_ipis;
u_int32_t ci_feature_flags;
u_int32_t ci_feature_eflags;
u_int32_t ci_feature_sefflags_ebx;
u_int32_t ci_feature_sefflags_ecx;
u_int32_t ci_feature_sefflags_edx;
u_int32_t ci_feature_amdspec_ebx;
u_int32_t ci_feature_tpmflags;
u_int32_t ci_pnfeatset;
u_int32_t ci_efeature_eax;
u_int32_t ci_efeature_ecx;
u_int32_t ci_brand[12];
u_int32_t ci_amdcacheinfo[4];
u_int32_t ci_extcacheinfo[4];
u_int32_t ci_signature;
u_int32_t ci_family;
u_int32_t ci_model;
u_int32_t ci_cflushsz;
int ci_inatomic;
#define __HAVE_CPU_TOPOLOGY
u_int32_t ci_smt_id;
u_int32_t ci_core_id;
u_int32_t ci_pkg_id;
struct cpu_functions *ci_func;
void (*cpu_setup)(struct cpu_info *);
void (*ci_info)(struct cpu_info *);
struct device *ci_acpicpudev;
volatile u_int ci_mwait;
#define MWAIT_IN_IDLE 0x1 /* don't need IPI to wake */
#define MWAIT_KEEP_IDLING 0x2 /* cleared by other cpus to wake me */
#define MWAIT_ONLY 0x4 /* set if all idle states use mwait */
#define MWAIT_IDLING (MWAIT_IN_IDLE | MWAIT_KEEP_IDLING)
int ci_want_resched;
struct x86_cache_info ci_cinfo[CAI_COUNT];
struct x86_64_tss *ci_tss;
void *ci_gdt;
volatile int ci_ddb_paused;
#define CI_DDB_RUNNING 0
#define CI_DDB_SHOULDSTOP 1
#define CI_DDB_STOPPED 2
#define CI_DDB_ENTERDDB 3
#define CI_DDB_INDDB 4
#ifdef MULTIPROCESSOR
struct srp_hazard ci_srp_hazards[SRP_HAZARD_NUM];
#endif
struct ksensordev ci_sensordev;
struct ksensor ci_sensor;
#if defined(GPROF) || defined(DDBPROF)
struct gmonparam *ci_gmon;
#endif
u_int32_t ci_vmm_flags;
#define CI_VMM_VMX (1 << 0)
#define CI_VMM_SVM (1 << 1)
#define CI_VMM_RVI (1 << 2)
#define CI_VMM_EPT (1 << 3)
#define CI_VMM_DIS (1 << 4)
union vmm_cpu_cap ci_vmm_cap;
paddr_t ci_vmxon_region_pa;
struct vmxon_region *ci_vmxon_region;
};
#define CPUF_BSP 0x0001 /* CPU is the original BSP */
#define CPUF_AP 0x0002 /* CPU is an AP */
#define CPUF_SP 0x0004 /* CPU is only processor */
#define CPUF_PRIMARY 0x0008 /* CPU is active primary processor */
#define CPUF_IDENTIFY 0x0010 /* CPU may now identify */
#define CPUF_IDENTIFIED 0x0020 /* CPU has been identified */
#define CPUF_CONST_TSC 0x0040 /* CPU has constant TSC */
#define CPUF_USERSEGS 0x0080 /* CPU has curproc's segs and FS.base */
#define CPUF_INVAR_TSC 0x0100 /* CPU has invariant TSC */
#define CPUF_USERXSTATE 0x0200 /* CPU has curproc's xsave state */
#define CPUF_PRESENT 0x1000 /* CPU is present */
#define CPUF_RUNNING 0x2000 /* CPU is running */
#define CPUF_PAUSE 0x4000 /* CPU is paused in DDB */
#define CPUF_GO 0x8000 /* CPU should start running */
#define CPUF_PARK 0x10000 /* CPU should self-park in real mode */
#define CPUF_VMM 0x20000 /* CPU is executing in VMM mode */
#define PROC_PC(p) ((p)->p_md.md_regs->tf_rip)
#define PROC_STACK(p) ((p)->p_md.md_regs->tf_rsp)
struct cpu_info_full;
extern struct cpu_info_full cpu_info_full_primary;
#define cpu_info_primary (*(struct cpu_info *)((char *)&cpu_info_full_primary + 4096*2 - offsetof(struct cpu_info, ci_PAGEALIGN)))
extern struct cpu_info *cpu_info_list;
#define CPU_INFO_ITERATOR int
#define CPU_INFO_FOREACH(cii, ci) for (cii = 0, ci = cpu_info_list; \
ci != NULL; ci = ci->ci_next)
#define CPU_INFO_UNIT(ci) ((ci)->ci_dev ? (ci)->ci_dev->dv_unit : 0)
/*
* Preempt the current process if in interrupt from user mode,
* or after the current trap/syscall if in system mode.
*/
extern void need_resched(struct cpu_info *);
#define clear_resched(ci) (ci)->ci_want_resched = 0
#if defined(MULTIPROCESSOR)
#define MAXCPUS 64 /* bitmask */
#define CPU_STARTUP(_ci) ((_ci)->ci_func->start(_ci))
#define CPU_STOP(_ci) ((_ci)->ci_func->stop(_ci))
#define CPU_START_CLEANUP(_ci) ((_ci)->ci_func->cleanup(_ci))
#define curcpu() ({struct cpu_info *__ci; \
asm volatile("movq %%gs:%P1,%0" : "=r" (__ci) \
:"n" (offsetof(struct cpu_info, ci_self))); \
__ci;})
#define cpu_number() (curcpu()->ci_cpuid)
#define CPU_IS_PRIMARY(ci) ((ci)->ci_flags & CPUF_PRIMARY)
extern struct cpu_info *cpu_info[MAXCPUS];
void cpu_boot_secondary_processors(void);
void cpu_kick(struct cpu_info *);
void cpu_unidle(struct cpu_info *);
#define CPU_BUSY_CYCLE() __asm volatile("pause": : : "memory")
#else /* !MULTIPROCESSOR */
#define MAXCPUS 1
#ifdef _KERNEL
#define curcpu() (&cpu_info_primary)
#define cpu_kick(ci)
#define cpu_unidle(ci)
#define CPU_BUSY_CYCLE() do {} while (0)
#endif
/*
* definitions of cpu-dependent requirements
* referenced in generic code
*/
#define cpu_number() 0
#define CPU_IS_PRIMARY(ci) 1
#endif /* MULTIPROCESSOR */
#include <machine/cpufunc.h>
#include <machine/psl.h>
#endif /* _KERNEL */
#ifdef MULTIPROCESSOR
#include <sys/mplock.h>
#endif
#define aston(p) ((p)->p_md.md_astpending = 1)
#define curpcb curcpu()->ci_curpcb
/*
* Arguments to hardclock, softclock and statclock
* encapsulate the previous machine state in an opaque
* clockframe; for now, use generic intrframe.
*/
#define clockframe intrframe
#define CLKF_USERMODE(frame) USERMODE((frame)->if_cs, (frame)->if_rflags)
#define CLKF_PC(frame) ((frame)->if_rip)
#define CLKF_INTR(frame) (curcpu()->ci_idepth > 1)
/*
* Give a profiling tick to the current process when the user profiling
* buffer pages are invalid. On the i386, request an ast to send us
* through usertrap(), marking the proc as needing a profiling tick.
*/
#define need_proftick(p) aston(p)
void signotify(struct proc *);
/*
* We need a machine-independent name for this.
*/
extern void (*delay_func)(int);
struct timeval;
#define DELAY(x) (*delay_func)(x)
#define delay(x) (*delay_func)(x)
#ifdef _KERNEL
/* locore.S */
extern int biosbasemem;
extern int biosextmem;
extern int cpu;
extern int cpu_feature;
extern int cpu_ebxfeature;
extern int cpu_ecxfeature;
extern int cpu_perf_eax;
extern int cpu_perf_ebx;
extern int cpu_perf_edx;
extern int cpu_apmi_edx;
extern int ecpu_ecxfeature;
extern int cpu_id;
extern char cpu_vendor[];
extern int cpuid_level;
extern int cpuspeed;
/* cpu.c */
extern u_int cpu_mwait_size;
extern u_int cpu_mwait_states;
/* identcpu.c */
void identifycpu(struct cpu_info *);
int cpu_amd64speed(int *);
/* machdep.c */
void dumpconf(void);
void cpu_reset(void);
void x86_64_proc0_tss_ldt_init(void);
void x86_64_bufinit(void);
void cpu_proc_fork(struct proc *, struct proc *);
int amd64_pa_used(paddr_t);
extern void (*cpu_idle_enter_fcn)(void);
extern void (*cpu_idle_cycle_fcn)(void);
extern void (*cpu_idle_leave_fcn)(void);
struct region_descriptor;
void lgdt(struct region_descriptor *);
struct pcb;
void savectx(struct pcb *);
void switch_exit(struct proc *, void (*)(struct proc *));
void proc_trampoline(void);
/* clock.c */
extern void (*initclock_func)(void);
void startclocks(void);
void rtcstart(void);
void rtcstop(void);
void i8254_delay(int);
void i8254_initclocks(void);
void i8254_startclock(void);
void i8254_inittimecounter(void);
void i8254_inittimecounter_simple(void);
/* i8259.c */
void i8259_default_setup(void);
void cpu_init_msrs(struct cpu_info *);
/* dkcsum.c */
void dkcsumattach(void);
/* bus_machdep.c */
void x86_bus_space_init(void);
void x86_bus_space_mallocok(void);
/* powernow-k8.c */
void k8_powernow_init(struct cpu_info *);
void k8_powernow_setperf(int);
/* k1x-pstate.c */
void k1x_init(struct cpu_info *);
void k1x_setperf(int);
void est_init(struct cpu_info *);
void est_setperf(int);
#ifdef MULTIPROCESSOR
/* mp_setperf.c */
void mp_setperf_init(void);
#endif
#endif /* _KERNEL */
/*
* CTL_MACHDEP definitions.
*/
#define CPU_CONSDEV 1 /* dev_t: console terminal device */
#define CPU_BIOS 2 /* BIOS variables */
#define CPU_BLK2CHR 3 /* convert blk maj into chr one */
#define CPU_CHR2BLK 4 /* convert chr maj into blk one */
#define CPU_ALLOWAPERTURE 5 /* allow mmap of /dev/xf86 */
#define CPU_CPUVENDOR 6 /* cpuid vendor string */
#define CPU_CPUID 7 /* cpuid */
#define CPU_CPUFEATURE 8 /* cpuid features */
#define CPU_KBDRESET 10 /* keyboard reset under pcvt */
#define CPU_XCRYPT 12 /* supports VIA xcrypt in userland */
#define CPU_LIDACTION 14 /* action caused by lid close */
#define CPU_FORCEUKBD 15 /* Force ukbd(4) as console keyboard */
#define CPU_TSCFREQ 16 /* TSC frequency */
#define CPU_INVARIANTTSC 17 /* has invariant TSC */
#define CPU_MAXID 18 /* number of valid machdep ids */
#define CTL_MACHDEP_NAMES { \
{ 0, 0 }, \
{ "console_device", CTLTYPE_STRUCT }, \
{ "bios", CTLTYPE_INT }, \
{ "blk2chr", CTLTYPE_STRUCT }, \
{ "chr2blk", CTLTYPE_STRUCT }, \
{ "allowaperture", CTLTYPE_INT }, \
{ "cpuvendor", CTLTYPE_STRING }, \
{ "cpuid", CTLTYPE_INT }, \
{ "cpufeature", CTLTYPE_INT }, \
{ 0, 0 }, \
{ "kbdreset", CTLTYPE_INT }, \
{ 0, 0 }, \
{ "xcrypt", CTLTYPE_INT }, \
{ 0, 0 }, \
{ "lidaction", CTLTYPE_INT }, \
{ "forceukbd", CTLTYPE_INT }, \
{ "tscfreq", CTLTYPE_QUAD }, \
{ "invarianttsc", CTLTYPE_INT }, \
}
#endif /* !_MACHINE_CPU_H_ */
|