1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
|
/* $OpenBSD: footbridge_intr.h,v 1.1 2004/02/01 05:09:49 drahn Exp $ */
/* $NetBSD: footbridge_intr.h,v 1.4 2003/01/03 00:56:00 thorpej Exp $ */
/*
* Copyright (c) 2001, 2002 Wasabi Systems, Inc.
* All rights reserved.
*
* Written by Jason R. Thorpe for Wasabi Systems, Inc.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed for the NetBSD Project by
* Wasabi Systems, Inc.
* 4. The name of Wasabi Systems, Inc. may not be used to endorse
* or promote products derived from this software without specific prior
* written permission.
*
* THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL WASABI SYSTEMS, INC
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _FOOTBRIDGE_INTR_H_
#define _FOOTBRIDGE_INTR_H_
#include <arm/armreg.h>
/* Define the various Interrupt Priority Levels */
/* Hardware Interrupt Priority Levels are not mutually exclusive. */
#define IPL_NONE 0 /* nothing */
#define IPL_SOFT 1 /* generic soft interrupts */
#define IPL_SOFTCLOCK 2 /* clock software interrupts */
#define IPL_SOFTNET 3 /* network software interrupts */
#define IPL_BIO 4 /* block I/O */
#define IPL_NET 5 /* network */
#define IPL_SOFTSERIAL 6 /* serial software interrupts */
#define IPL_TTY 7 /* terminal */
#define IPL_VM 8 /* memory allocation */
#define IPL_AUDIO 9 /* audio */
#define IPL_CLOCK 10 /* clock */
#define IPL_STATCLOCK 11 /* statclock */
#define IPL_HIGH 12 /* everything */
#define IPL_SERIAL 13 /* serial */
#define NIPL 14
#define IST_UNUSABLE -1 /* interrupt cannot be used */
#define IST_NONE 0 /* none (dummy) */
#define IST_PULSE 1 /* pulsed */
#define IST_EDGE 2 /* edge-triggered */
#define IST_LEVEL 3 /* level-triggered */
#define __NEWINTR /* enables new hooks in cpu_fork()/cpu_switch() */
#define ARM_IRQ_HANDLER _C_LABEL(footbridge_intr_dispatch)
#ifndef _LOCORE
#include <arm/cpufunc.h>
#include <arm/footbridge/dc21285mem.h>
#include <arm/footbridge/dc21285reg.h>
#define INT_SWMASK \
((1U << IRQ_SOFTINT) | (1U << IRQ_RESERVED0) | \
(1U << IRQ_RESERVED1) | (1U << IRQ_RESERVED2))
#define ICU_INT_HWMASK (0xffffffff & ~(INT_SWMASK | (1U << IRQ_RESERVED3)))
/* only call this with interrupts off */
static __inline void __attribute__((__unused__))
footbridge_set_intrmask(void)
{
extern __volatile uint32_t intr_enabled;
/* fetch once so we write the same number to both registers */
uint32_t tmp = intr_enabled & ICU_INT_HWMASK;
((__volatile uint32_t*)(DC21285_ARMCSR_VBASE))[IRQ_ENABLE_SET>>2] = tmp;
((__volatile uint32_t*)(DC21285_ARMCSR_VBASE))[IRQ_ENABLE_CLEAR>>2] = ~tmp;
}
static __inline void __attribute__((__unused__))
footbridge_splx(int newspl)
{
extern __volatile uint32_t intr_enabled;
extern __volatile int current_spl_level;
extern __volatile int footbridge_ipending;
extern void footbridge_do_pending(void);
int oldirqstate, hwpend;
current_spl_level = newspl;
hwpend = (footbridge_ipending & ICU_INT_HWMASK) & ~newspl;
if (hwpend != 0) {
oldirqstate = disable_interrupts(I32_bit);
intr_enabled |= hwpend;
footbridge_set_intrmask();
restore_interrupts(oldirqstate);
}
if ((footbridge_ipending & INT_SWMASK) & ~newspl)
footbridge_do_pending();
}
static __inline int __attribute__((__unused__))
footbridge_splraise(int ipl)
{
extern __volatile int current_spl_level;
extern int footbridge_imask[];
int old;
old = current_spl_level;
current_spl_level |= footbridge_imask[ipl];
return (old);
}
static __inline int __attribute__((__unused__))
footbridge_spllower(int ipl)
{
extern __volatile int current_spl_level;
extern int footbridge_imask[];
int old = current_spl_level;
footbridge_splx(footbridge_imask[ipl]);
return(old);
}
/* should only be defined in footbridge_intr.c */
#if !defined(ARM_SPL_NOINLINE)
#define splx(newspl) footbridge_splx(newspl)
#define _spllower(ipl) footbridge_spllower(ipl)
#define _splraise(ipl) footbridge_splraise(ipl)
void _setsoftintr(int);
#else
int _splraise(int);
int _spllower(int);
void splx(int);
void _setsoftintr(int);
#endif /* ! ARM_SPL_NOINLINE */
#include <sys/device.h>
#include <sys/queue.h>
#include <machine/irqhandler.h>
#define splsoft() _splraise(IPL_SOFT)
#define splsoftclock() _splraise(IPL_SOFTCLOCK)
#define splsoftnet() _splraise(IPL_SOFTNET)
#define splbio() _splraise(IPL_BIO)
#define splnet() _splraise(IPL_NET)
#define splsoftserial() _splraise(IPL_SOFTSERIAL)
#define spltty() _splraise(IPL_TTY)
#define spllpt() spltty()
#define splvm() _splraise(IPL_VM)
#define splimp() _splraise(IPL_VM)
#define splaudio() _splraise(IPL_AUDIO)
#define splclock() _splraise(IPL_CLOCK)
#define splstatclock() _splraise(IPL_STATCLOCK)
#define splhigh() _splraise(IPL_HIGH)
#define splserial() _splraise(IPL_SERIAL)
#define spl0() (void)_spllower(IPL_NONE)
#define spllowersoftclock() (void)_spllower(IPL_SOFTCLOCK)
#define splsched() splhigh()
#define spllock() splhigh()
/* Use generic software interrupt support. */
#include <arm/softintr.h>
/* footbridge has 32 interrupt lines */
#define NIRQ 32
struct intrhand {
TAILQ_ENTRY(intrhand) ih_list; /* link on intrq list */
int (*ih_func)(void *); /* handler */
void *ih_arg; /* arg for handler */
int ih_ipl; /* IPL_* */
int ih_irq; /* IRQ number */
};
#define IRQNAMESIZE sizeof("footbridge irq 31")
struct intrq {
TAILQ_HEAD(, intrhand) iq_list; /* handler list */
struct evcnt iq_ev; /* event counter */
int iq_mask; /* IRQs to mask while handling */
int iq_levels; /* IPL_*'s this IRQ has */
int iq_ist; /* share type */
char iq_name[IRQNAMESIZE]; /* interrupt name */
};
#endif /* _LOCORE */
#endif /* _FOOTBRIDGE_INTR_H */
|
