summaryrefslogtreecommitdiff
path: root/sys/arch/armv7/sunxi/a1xintc.h
blob: 2d8c1d22fb13cbebabf1c30d42219e2bf8badb25 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
/*	$OpenBSD: a1xintc.h,v 1.3 2015/05/19 06:09:35 jsg Exp $ */
/*
 * Copyright (c) 2007,2009 Dale Rahn <drahn@openbsd.org>
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#ifndef _A1XINTC_H_
#define _A1XINTC_H_

#ifndef _LOCORE

#include <arm/armreg.h>
#include <arm/cpufunc.h>
#include <machine/intr.h>
#include <arm/softintr.h>

extern volatile int current_spl_level;
extern volatile int softint_pending;
void a1xintc_do_pending(void);

#define SI_TO_IRQBIT(si)  (1U<<(si))
void a1xintc_setipl(int);
void a1xintc_splx(int);
int a1xintc_splraise(int);
int a1xintc_spllower(int);
void a1xintc_setsoftintr(int);

void a1xintc_irq_handler(void *);
void *a1xintc_intr_establish(int, int, int (*)(void *), void *, char *);
void a1xintc_intr_disestablish(void *);
const char *a1xintc_intr_string(void *);

#endif /* ! _LOCORE */

#endif /* _A1XINTC_H_ */