1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
/* $NetBSD: dma.h,v 1.7 1995/07/11 18:27:31 leo Exp $ */
/*
* Copyright (c) 1995 Leo Weppelman.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by Leo Weppelman.
* 4. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _MACHINE_DMA_H
#define _MACHINE_DMA_H
/*
* Atari TT hardware:
* FDC/ACSI DMA circuitry
*/
#define DMA ((struct dma *)AD_DMA)
struct dma {
volatile short dma_gap[2]; /* reserved */
volatile u_short dma_data; /* controller data path */
volatile u_short dma_mode; /* mode register */
volatile u_char dma_addr[6]; /* base address H/M/L */
volatile u_short dma_drvmode; /* floppy density settings */
};
#define dma_nsec dma_data /* sector count */
#define dma_stat dma_mode /* status register */
/*
* Mode register bits
*/
/* 0x0001 *//* not used */
#define DMA_A0 0x0002 /* signal A0 to fdc/hdc */
#define DMA_A1 0x0004 /* signal A1 to fdc/hdc */
#define DMA_HDC 0x0008 /* must be on if accessing hdc */
#define DMA_SCREG 0x0010 /* access sector count register */
/* 0x0020 *//* reserved */
#define DMA_NODMA 0x0040 /* no DMA (yet) */
#define DMA_FDC 0x0080 /* must be on if accessing fdc */
#define DMA_WRBIT 0x0100 /* write to fdc/hdc via dma_data*/
#define DMA_SCSI 0x0088 /* select 5380 chip */
/*
* Status register bits
*/
#define DMAOK 0x0001 /* something wrong */
#define SCNOT0 0x0002 /* sector count not 0 */
#define DATREQ 0x0004 /* FDC data request signal */
/*
* Indices into dma_addr.
* Access low byte of 16 bits.
* Fill low/mid/high in this order.
*/
#define AD_HIGH 1
#define AD_MID 3
#define AD_LOW 5
/*
* Defines for 'dmadrv_mode'.
*/
#define FDC_HDSET 1 /* Set FDC for High density */
#define FDC_HDSIG 2 /* Signal HD present to drive */
/*
* Lock status bits:
*/
#define DMA_LOCK_REQ 1 /* DMA lock requested */
#define DMA_LOCK_GRANT 2 /* DMA lock granted */
#ifdef _KERNEL
int st_dmagrab __P((void (*)(), void (*)(), void *, int *, int));
void st_dmafree __P((void *, int *));
int st_dmawanted __P((void));
void st_dmaaddr_set __P((caddr_t));
u_long st_dmaaddr_get __P((void));
void st_dmacomm __P((int, int));
#endif /* _KERNEL */
#endif /* _MACHINE_DMA_H */
|
