1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
/* $OpenBSD: nvramreg.h,v 1.2 2006/05/21 12:22:02 miod Exp $ */
/*
* Copyright (c) 1992, 1993
* The Regents of the University of California. All rights reserved.
*
* This software was developed by the Computer Systems Engineering group
* at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and
* contributed to Berkeley.
*
* All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the University of
* California, Lawrence Berkeley Laboratory.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* @(#)clockreg.h 8.1 (Berkeley) 6/11/93
*/
/*
* Mostek TOD clock/NVRAM
*/
/*
* Mostek MK48T08 clock.
*
* This chip is 8k in size.
* The first TOD clock starts at offset 0x1FF8. The following structure
* describes last 2K of it's 8K address space. The first 6K of the NVRAM
* space is used for various things as follows:
* 0000-0fff User Area
* 1000-10ff Networking Area
* 1100-16f7 Operating System Area
* 16f8-1ef7 ROM Debugger Area
* 1ef8-1ff7 Configuration Area (Ethernet address etc)
* 1ff8-1fff TOD clock
*/
/*
* On the AViiON, these offsets need shifting two bits, as they are 32 bit
* registers.
*/
#define CLK_CSR 0 /* control register */
#define CLK_SEC 1 /* seconds (0..59; BCD) */
#define CLK_MIN 2 /* minutes (0..59; BCD) */
#define CLK_HOUR 3 /* hour (0..23; BCD) */
#define CLK_WDAY 4 /* weekday (1..7) */
#define CLK_DAY 5 /* day in month (1..31; BCD) */
#define CLK_MONTH 6 /* month (1..12; BCD) */
#define CLK_YEAR 7 /* year (0..99; BCD) */
#define CLK_NREG 8
/* csr bits */
#define CLK_WRITE 0x80 /* want to write */
#define CLK_READ 0x40 /* want to read (freeze clock) */
/*
* Data General, following Motorola, chose the year `1900' as their base count.
* It has already wrapped by now...
*/
#define YEAR0 00
#define AV_NVRAM_TOD_OFF 0x1fe0 /* offset of tod in NVRAM space */
#define MK48T02_SIZE 2 * 1024
|
