1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
|
/* $OpenBSD: intcreg.h,v 1.1.1.1 2006/10/06 21:02:55 miod Exp $ */
/* $NetBSD: intcreg.h,v 1.10 2005/12/11 12:18:58 christos Exp $ */
/*-
* Copyright (C) 1999 SAITOH Masanobu. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _SH_INTCREG_H_
#define _SH_INTCREG_H_
#include <sh/devreg.h>
/*
* INTC
*/
/* SH3 SH7708*, SH7709* common */
#define SH3_ICR0 0xfffffee0 /* 16bit */
#define SH3_IPRA 0xfffffee2 /* 16bit */
#define SH3_IPRB 0xfffffee4 /* 16bit */
/* SH7709, SH7709A only */
#define SH7709_ICR1 0xa4000010 /* 16bit */
#define SH7709_ICR2 0xa4000012 /* 16bit */
#define SH7709_PINTER 0xa4000014 /* 16bit */
#define SH7709_IPRC 0xa4000016 /* 16bit */
#define SH7709_IPRD 0xa4000018 /* 16bit */
#define SH7709_IPRE 0xa400001a /* 16bit */
#define SH7709_IRR0 0xa4000004 /* 8bit */
#define SH7709_IRR1 0xa4000006 /* 8bit */
#define SH7709_IRR2 0xa4000008 /* 8bit */
#define IPRC_IRQ3_MASK 0xf000
#define IPRC_IRQ2_MASK 0x0f00
#define IPRC_IRQ1_MASK 0x00f0
#define IPRC_IRQ0_MASK 0x000f
#define IPRD_PINT07_MASK 0xf000
#define IPRD_PINT8F_MASK 0x0f00
#define IPRD_IRQ5_MASK 0x00f0
#define IPRD_IRQ4_MASK 0x000f
#define IPRE_DMAC_MASK 0xf000
#define IPRE_IRDA_MASK 0x0f00
#define IPRE_SCIF_MASK 0x00f0
#define IPRE_ADC_MASK 0x000f
#define IRR0_PINT8F 0x80
#define IRR0_PINT07 0x40
#define IRR0_IRQ5 0x20
#define IRR0_IRQ4 0x10
#define IRR0_IRQ3 0x08
#define IRR0_IRQ2 0x04
#define IRR0_IRQ1 0x02
#define IRR0_IRQ0 0x01
/* SH4 */
#define SH4_ICR 0xffd00000 /* 16bit */
#define SH4_IPRA 0xffd00004 /* 16bit */
#define SH4_IPRB 0xffd00008 /* 16bit */
#define SH4_IPRC 0xffd0000c /* 16bit */
#define SH4_IPRD 0xffd00010 /* 16bit */
#define SH4_INTPRI00 0xfe080000 /* 32bit */
#define SH4_INTREQ00 0xfe080020 /* 32bit */
#define SH4_INTMSK00 0xfe080040 /* 32bit */
#define SH4_INTMSKCLR00 0xfe080060 /* 32bit */
#define IPRC_GPIO_MASK 0xf000
#define IPRC_DMAC_MASK 0x0f00
#define IPRC_SCIF_MASK 0x00f0
#define IPRC_HUDI_MASK 0x000f
#define IPRD_IRL0_MASK 0xf000
#define IPRD_IRL1_MASK 0x0f00
#define IPRD_IRL2_MASK 0x00f0
#define IPRD_IRL3_MASK 0x000f
#define IPRA_TMU0_MASK 0xf000
#define IPRA_TMU1_MASK 0x0f00
#define IPRA_TMU2_MASK 0x00f0
#define IPRA_RTC_MASK 0x000f
#define IPRB_WDT_MASK 0xf000
#define IPRB_REF_MASK 0x0f00
#define IPRB_SCI_MASK 0x00f0
#define INTPRI00_PCI0_MASK 0x0000000f
#define INTPRI00_PCI1_MASK 0x000000f0
#define INTPRI00_TMU3_MASK 0x00000f00
#define INTPRI00_TMU4_MASK 0x0000f000
/* INTREQ/INTMSK/INTMSKCLR */
#define INTREQ00_PCISERR 0x00000001
#define INTREQ00_PCIDMA3 0x00000002
#define INTREQ00_PCIDMA2 0x00000004
#define INTREQ00_PCIDMA1 0x00000008
#define INTREQ00_PCIDMA0 0x00000010
#define INTREQ00_PCIPWON 0x00000020
#define INTREQ00_PCIPWDWN 0x00000040
#define INTREQ00_PCIERR 0x00000080
#define INTREQ00_TUNI3 0x00000100
#define INTREQ00_TUNI4 0x00000200
#define INTMSK00_MASK_ALL 0x000003ff
#endif /* !_SH_INTCREG_H_ */
|
