1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
|
/* $OpenBSD: vpci.c,v 1.20 2016/05/19 09:18:42 kettenis Exp $ */
/*
* Copyright (c) 2008 Mark Kettenis <kettenis@openbsd.org>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include <sys/param.h>
#include <sys/device.h>
#include <sys/errno.h>
#include <sys/malloc.h>
#include <sys/systm.h>
#include <uvm/uvm_extern.h>
#define _SPARC_BUS_DMA_PRIVATE
#include <machine/bus.h>
#include <machine/autoconf.h>
#include <machine/hypervisor.h>
#include <machine/openfirm.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/pcireg.h>
#include <sparc64/dev/viommuvar.h>
#include <sparc64/dev/msivar.h>
extern struct sparc_pci_chipset _sparc_pci_chipset;
struct vpci_msi_msg {
uint32_t mm_version;
uint8_t mm_reserved[3];
uint8_t mm_type;
uint64_t mm_sysino;
uint64_t mm_reserved1;
uint64_t mm_stick;
uint16_t mm_reserved2[3];
uint16_t mm_reqid;
uint64_t mm_addr;
uint64_t mm_data;
uint64_t mm_reserved3;
};
struct vpci_range {
u_int32_t cspace;
u_int32_t child_hi;
u_int32_t child_lo;
u_int32_t phys_hi;
u_int32_t phys_lo;
u_int32_t size_hi;
u_int32_t size_lo;
};
struct vpci_pbm {
struct vpci_softc *vp_sc;
uint64_t vp_devhandle;
struct vpci_range *vp_range;
pci_chipset_tag_t vp_pc;
int vp_nrange;
bus_space_tag_t vp_memt;
bus_space_tag_t vp_iot;
bus_dma_tag_t vp_dmat;
struct iommu_state vp_is;
struct msi_eq *vp_meq;
bus_addr_t vp_msiaddr;
int vp_msinum;
struct intrhand **vp_msi;
int vp_flags;
};
struct vpci_softc {
struct device sc_dv;
bus_dma_tag_t sc_dmat;
bus_space_tag_t sc_bust;
int sc_node;
};
int vpci_match(struct device *, void *, void *);
void vpci_attach(struct device *, struct device *, void *);
void vpci_init_iommu(struct vpci_softc *, struct vpci_pbm *);
void vpci_init_msi(struct vpci_softc *, struct vpci_pbm *);
int vpci_print(void *, const char *);
pci_chipset_tag_t vpci_alloc_chipset(struct vpci_pbm *, int,
pci_chipset_tag_t);
bus_space_tag_t vpci_alloc_mem_tag(struct vpci_pbm *);
bus_space_tag_t vpci_alloc_io_tag(struct vpci_pbm *);
bus_space_tag_t vpci_alloc_bus_tag(struct vpci_pbm *, const char *,
int, int, int);
bus_dma_tag_t vpci_alloc_dma_tag(struct vpci_pbm *);
int vpci_conf_size(pci_chipset_tag_t, pcitag_t);
pcireg_t vpci_conf_read(pci_chipset_tag_t, pcitag_t, int);
void vpci_conf_write(pci_chipset_tag_t, pcitag_t, int, pcireg_t);
int vpci_intr_map(struct pci_attach_args *, pci_intr_handle_t *);
int vpci_bus_map(bus_space_tag_t, bus_space_tag_t, bus_addr_t,
bus_size_t, int, bus_space_handle_t *);
paddr_t vpci_bus_mmap(bus_space_tag_t, bus_space_tag_t, bus_addr_t, off_t,
int, int);
void *vpci_intr_establish(bus_space_tag_t, bus_space_tag_t, int, int, int,
int (*)(void *), void *, const char *);
void vpci_intr_ack(struct intrhand *);
void vpci_msi_ack(struct intrhand *);
int vpci_msi_eq_intr(void *);
int vpci_dmamap_create(bus_dma_tag_t, bus_dma_tag_t, bus_size_t, int,
bus_size_t, bus_size_t, int, bus_dmamap_t *);
void vpci_dmamap_destroy(bus_dma_tag_t, bus_dma_tag_t, bus_dmamap_t);
int vpci_dmamap_load(bus_dma_tag_t, bus_dma_tag_t, bus_dmamap_t,
void *, bus_size_t, struct proc *, int);
void vpci_dmamap_unload(bus_dma_tag_t, bus_dma_tag_t, bus_dmamap_t);
int vpci_dmamem_alloc(bus_dma_tag_t, bus_dma_tag_t, bus_size_t,
bus_size_t, bus_size_t, bus_dma_segment_t *, int, int *, int);
int vpci_dmamem_map(bus_dma_tag_t, bus_dma_tag_t, bus_dma_segment_t *,
int, size_t, caddr_t *, int);
void vpci_dmamem_unmap(bus_dma_tag_t, bus_dma_tag_t, caddr_t, size_t);
int
vpci_match(struct device *parent, void *match, void *aux)
{
struct mainbus_attach_args *ma = aux;
if (strcmp(ma->ma_name, "pci") != 0)
return (0);
return OF_is_compatible(ma->ma_node, "SUNW,sun4v-pci");
}
void
vpci_attach(struct device *parent, struct device *self, void *aux)
{
struct vpci_softc *sc = (struct vpci_softc *)self;
struct mainbus_attach_args *ma = aux;
struct pcibus_attach_args pba;
struct vpci_pbm *pbm;
int *busranges = NULL, nranges;
sc->sc_dmat = ma->ma_dmatag;
sc->sc_bust = ma->ma_bustag;
sc->sc_node = ma->ma_node;
pbm = malloc(sizeof(*pbm), M_DEVBUF, M_NOWAIT | M_ZERO);
if (pbm == NULL)
panic("vpci: can't alloc vpci pbm");
pbm->vp_sc = sc;
pbm->vp_devhandle = (ma->ma_reg[0].ur_paddr >> 32) & 0x0fffffff;
if (getprop(ma->ma_node, "ranges", sizeof(struct vpci_range),
&pbm->vp_nrange, (void **)&pbm->vp_range))
panic("vpci: can't get ranges");
if (getprop(ma->ma_node, "bus-range", sizeof(int), &nranges,
(void **)&busranges))
panic("vpci: can't get bus-range");
printf(": bus %d to %d, ", busranges[0], busranges[1]);
pbm->vp_memt = vpci_alloc_mem_tag(pbm);
pbm->vp_iot = vpci_alloc_io_tag(pbm);
pbm->vp_dmat = vpci_alloc_dma_tag(pbm);
pbm->vp_pc = vpci_alloc_chipset(pbm, ma->ma_node, &_sparc_pci_chipset);
pbm->vp_pc->bustag = pbm->vp_memt;
vpci_init_iommu(sc, pbm);
vpci_init_msi(sc, pbm);
bzero(&pba, sizeof(pba));
pba.pba_busname = "pci";
pba.pba_domain = pci_ndomains++;
pba.pba_bus = busranges[0];
pba.pba_pc = pbm->vp_pc;
pba.pba_flags = pbm->vp_flags;
pba.pba_dmat = pbm->vp_dmat;
pba.pba_memt = pbm->vp_memt;
pba.pba_iot = pbm->vp_iot;
pba.pba_pc->conf_size = vpci_conf_size;
pba.pba_pc->conf_read = vpci_conf_read;
pba.pba_pc->conf_write = vpci_conf_write;
pba.pba_pc->intr_map = vpci_intr_map;
free(busranges, M_DEVBUF, 0);
config_found(&sc->sc_dv, &pba, vpci_print);
}
void
vpci_init_iommu(struct vpci_softc *sc, struct vpci_pbm *pbm)
{
struct iommu_state *is = &pbm->vp_is;
int tsbsize = 8;
u_int32_t iobase = 0x80000000;
char *name;
name = (char *)malloc(32, M_DEVBUF, M_NOWAIT);
if (name == NULL)
panic("couldn't malloc iommu name");
snprintf(name, 32, "%s dvma", sc->sc_dv.dv_xname);
viommu_init(name, is, tsbsize, iobase);
is->is_devhandle = pbm->vp_devhandle;
}
void
vpci_init_msi(struct vpci_softc *sc, struct vpci_pbm *pbm)
{
u_int32_t msi_addr_range[3];
u_int32_t msi_eq_devino[3] = { 0, 36, 24 };
uint64_t sysino;
int msis, msi_eq_size;
int err;
if (OF_getprop(sc->sc_node, "msi-address-ranges",
msi_addr_range, sizeof(msi_addr_range)) <= 0)
return;
pbm->vp_msiaddr = msi_addr_range[1];
pbm->vp_msiaddr |= ((bus_addr_t)msi_addr_range[0]) << 32;
msis = getpropint(sc->sc_node, "#msi", 256);
pbm->vp_msi = mallocarray(msis, sizeof(*pbm->vp_msi), M_DEVBUF,
M_NOWAIT | M_ZERO);
if (pbm->vp_msi == NULL)
return;
msi_eq_size = getpropint(sc->sc_node, "msi-eq-size", 256);
pbm->vp_meq = msi_eq_alloc(sc->sc_dmat, msi_eq_size);
if (pbm->vp_meq == NULL)
goto free_table;
err = hv_pci_msiq_conf(pbm->vp_devhandle, 0,
pbm->vp_meq->meq_map->dm_segs[0].ds_addr,
pbm->vp_meq->meq_nentries);
if (err != H_EOK)
goto free_queue;
OF_getprop(sc->sc_node, "msi-eq-to-devino",
msi_eq_devino, sizeof(msi_eq_devino));
err = hv_intr_devino_to_sysino(pbm->vp_devhandle,
msi_eq_devino[2], &sysino);
if (err != H_EOK)
goto disable_queue;
if (vpci_intr_establish(sc->sc_bust, sc->sc_bust, sysino,
IPL_HIGH, 0, vpci_msi_eq_intr, pbm, sc->sc_dv.dv_xname) == NULL)
goto disable_queue;
err = hv_pci_msiq_setvalid(pbm->vp_devhandle, 0, PCI_MSIQ_VALID);
if (err != H_EOK) {
printf("%s: pci_msiq_setvalid: err %d\n", __func__, err);
goto disable_queue;
}
err = hv_pci_msiq_setstate(pbm->vp_devhandle, 0, PCI_MSIQSTATE_IDLE);
if (err != H_EOK) {
printf("%s: pci_msiq_setstate: err %d\n", __func__, err);
goto disable_queue;
}
pbm->vp_flags |= PCI_FLAGS_MSI_ENABLED;
return;
disable_queue:
hv_pci_msiq_conf(pbm->vp_devhandle, 0, 0, 0);
free_queue:
msi_eq_free(sc->sc_dmat, pbm->vp_meq);
free_table:
free(pbm->vp_msi, M_DEVBUF, 0);
}
int
vpci_print(void *aux, const char *p)
{
if (p == NULL)
return (UNCONF);
return (QUIET);
}
int
vpci_conf_size(pci_chipset_tag_t pc, pcitag_t tag)
{
return PCIE_CONFIG_SPACE_SIZE;
}
pcireg_t
vpci_conf_read(pci_chipset_tag_t pc, pcitag_t tag, int reg)
{
struct vpci_pbm *pbm = pc->cookie;
uint64_t error_flag, data;
hv_pci_config_get(pbm->vp_devhandle, PCITAG_OFFSET(tag), reg, 4,
&error_flag, &data);
return (error_flag ? (pcireg_t)~0 : data);
}
void
vpci_conf_write(pci_chipset_tag_t pc, pcitag_t tag, int reg, pcireg_t data)
{
struct vpci_pbm *pbm = pc->cookie;
uint64_t error_flag;
hv_pci_config_put(pbm->vp_devhandle, PCITAG_OFFSET(tag), reg, 4,
data, &error_flag);
}
/*
* Bus-specific interrupt mapping
*/
int
vpci_intr_map(struct pci_attach_args *pa, pci_intr_handle_t *ihp)
{
struct vpci_pbm *pbm = pa->pa_pc->cookie;
uint64_t devhandle = pbm->vp_devhandle;
uint64_t devino = INTINO(*ihp);
uint64_t sysino;
int err;
if (*ihp != (pci_intr_handle_t)-1) {
err = hv_intr_devino_to_sysino(devhandle, devino, &sysino);
if (err != H_EOK)
return (-1);
KASSERT(sysino == INTVEC(sysino));
*ihp = sysino;
return (0);
}
return (-1);
}
bus_space_tag_t
vpci_alloc_mem_tag(struct vpci_pbm *pp)
{
return (vpci_alloc_bus_tag(pp, "mem",
0x02, /* 32-bit mem space (where's the #define???) */
ASI_PRIMARY, ASI_PRIMARY_LITTLE));
}
bus_space_tag_t
vpci_alloc_io_tag(struct vpci_pbm *pp)
{
return (vpci_alloc_bus_tag(pp, "io",
0x01, /* IO space (where's the #define???) */
ASI_PRIMARY, ASI_PRIMARY_LITTLE));
}
bus_space_tag_t
vpci_alloc_bus_tag(struct vpci_pbm *pbm, const char *name, int ss,
int asi, int sasi)
{
struct vpci_softc *sc = pbm->vp_sc;
struct sparc_bus_space_tag *bt;
bt = malloc(sizeof(*bt), M_DEVBUF, M_NOWAIT | M_ZERO);
if (bt == NULL)
panic("vpci: could not allocate bus tag");
snprintf(bt->name, sizeof(bt->name), "%s-pbm_%s(%d/%2.2x)",
sc->sc_dv.dv_xname, name, ss, asi);
bt->cookie = pbm;
bt->parent = sc->sc_bust;
bt->default_type = ss;
bt->asi = asi;
bt->sasi = sasi;
bt->sparc_bus_map = vpci_bus_map;
bt->sparc_bus_mmap = vpci_bus_mmap;
bt->sparc_intr_establish = vpci_intr_establish;
return (bt);
}
bus_dma_tag_t
vpci_alloc_dma_tag(struct vpci_pbm *pbm)
{
struct vpci_softc *sc = pbm->vp_sc;
bus_dma_tag_t dt, pdt = sc->sc_dmat;
dt = malloc(sizeof(*dt), M_DEVBUF, M_NOWAIT | M_ZERO);
if (dt == NULL)
panic("vpci: could not alloc dma tag");
dt->_cookie = pbm;
dt->_parent = pdt;
dt->_dmamap_create = vpci_dmamap_create;
dt->_dmamap_destroy = viommu_dvmamap_destroy;
dt->_dmamap_load = viommu_dvmamap_load;
dt->_dmamap_load_raw = viommu_dvmamap_load_raw;
dt->_dmamap_unload = viommu_dvmamap_unload;
dt->_dmamap_sync = viommu_dvmamap_sync;
dt->_dmamem_alloc = viommu_dvmamem_alloc;
dt->_dmamem_free = viommu_dvmamem_free;
return (dt);
}
pci_chipset_tag_t
vpci_alloc_chipset(struct vpci_pbm *pbm, int node, pci_chipset_tag_t pc)
{
pci_chipset_tag_t npc;
npc = malloc(sizeof *npc, M_DEVBUF, M_NOWAIT);
if (npc == NULL)
panic("vpci: could not allocate pci_chipset_tag_t");
memcpy(npc, pc, sizeof *pc);
npc->cookie = pbm;
npc->rootnode = node;
return (npc);
}
#define BUS_DMA_FIND_PARENT(t, fn) \
if (t->_parent == NULL) \
panic("null bus_dma parent (" #fn ")"); \
for (t = t->_parent; t->fn == NULL; t = t->_parent) \
if (t->_parent == NULL) \
panic("no bus_dma " #fn " located");
int
vpci_dmamap_create(bus_dma_tag_t t, bus_dma_tag_t t0, bus_size_t size,
int nsegments, bus_size_t maxsegsz, bus_size_t boundary, int flags,
bus_dmamap_t *dmamap)
{
struct vpci_pbm *vp = t->_cookie;
return (viommu_dvmamap_create(t, t0, &vp->vp_is, size, nsegments,
maxsegsz, boundary, flags, dmamap));
}
int
vpci_bus_map(bus_space_tag_t t, bus_space_tag_t t0, bus_addr_t offset,
bus_size_t size, int flags, bus_space_handle_t *hp)
{
struct vpci_pbm *pbm = t->cookie;
int i, ss = t->default_type;
if (t->parent == 0 || t->parent->sparc_bus_map == 0)
panic("vpci_bus_map: invalid parent");
if (flags & BUS_SPACE_MAP_PROMADDRESS) {
return ((*t->parent->sparc_bus_map)
(t, t0, offset, size, flags, hp));
}
for (i = 0; i < pbm->vp_nrange; i++) {
bus_addr_t paddr;
if (((pbm->vp_range[i].cspace >> 24) & 0x03) != ss)
continue;
paddr = pbm->vp_range[i].phys_lo + offset;
paddr |= ((bus_addr_t)pbm->vp_range[i].phys_hi) << 32;
return ((*t->parent->sparc_bus_map)
(t, t0, paddr, size, flags, hp));
}
return (EINVAL);
}
paddr_t
vpci_bus_mmap(bus_space_tag_t t, bus_space_tag_t t0, bus_addr_t paddr,
off_t off, int prot, int flags)
{
bus_addr_t offset = paddr;
struct vpci_pbm *pbm = t->cookie;
int i, ss = t->default_type;
if (t->parent == 0 || t->parent->sparc_bus_mmap == 0)
panic("vpci_bus_mmap: invalid parent");
for (i = 0; i < pbm->vp_nrange; i++) {
bus_addr_t paddr;
if (((pbm->vp_range[i].cspace >> 24) & 0x03) != ss)
continue;
paddr = pbm->vp_range[i].phys_lo + offset;
paddr |= ((bus_addr_t)pbm->vp_range[i].phys_hi) << 32;
return ((*t->parent->sparc_bus_mmap)
(t, t0, paddr, off, prot, flags));
}
return (-1);
}
void *
vpci_intr_establish(bus_space_tag_t t, bus_space_tag_t t0, int ihandle,
int level, int flags, int (*handler)(void *), void *arg, const char *what)
{
struct vpci_pbm *pbm = t->cookie;
uint64_t sysino = INTVEC(ihandle);
struct intrhand *ih;
int err;
ih = bus_intr_allocate(t0, handler, arg, ihandle, level,
NULL, NULL, what);
if (ih == NULL)
return (NULL);
if (flags & BUS_INTR_ESTABLISH_MPSAFE)
ih->ih_mpsafe = 1;
if (ihandle & PCI_INTR_MSI) {
pci_chipset_tag_t pc = pbm->vp_pc;
pcitag_t tag = ihandle & ~PCI_INTR_MSI;
int msinum = pbm->vp_msinum++;
if (ih->ih_name)
evcount_attach(&ih->ih_count, ih->ih_name, NULL);
else
evcount_attach(&ih->ih_count, "unknown", NULL);
ih->ih_ack = vpci_msi_ack;
pbm->vp_msi[msinum] = ih;
ih->ih_number = msinum;
pci_msi_enable(pc, tag, pbm->vp_msiaddr, msinum);
err = hv_pci_msi_setmsiq(pbm->vp_devhandle, msinum, 0, 0);
if (err != H_EOK) {
printf("%s: pci_msi_setmsiq: err %d\n", __func__, err);
return (NULL);
}
err = hv_pci_msi_setvalid(pbm->vp_devhandle, msinum, PCI_MSI_VALID);
if (err != H_EOK) {
printf("%s: pci_msi_setvalid: err %d\n", __func__, err);
return (NULL);
}
err = hv_pci_msi_setstate(pbm->vp_devhandle, msinum, PCI_MSISTATE_IDLE);
if (err != H_EOK) {
printf("%s: pci_msi_setstate: err %d\n", __func__, err);
return (NULL);
}
return (ih);
}
intr_establish(ih->ih_pil, ih);
ih->ih_ack = vpci_intr_ack;
err = hv_intr_settarget(sysino, ih->ih_cpu->ci_upaid);
if (err != H_EOK)
return (NULL);
/* Clear pending interrupts. */
err = hv_intr_setstate(sysino, INTR_IDLE);
if (err != H_EOK)
return (NULL);
err = hv_intr_setenabled(sysino, INTR_ENABLED);
if (err != H_EOK)
return (NULL);
return (ih);
}
void
vpci_intr_ack(struct intrhand *ih)
{
hv_intr_setstate(ih->ih_number, INTR_IDLE);
}
void
vpci_msi_ack(struct intrhand *ih)
{
}
int
vpci_msi_eq_intr(void *arg)
{
struct vpci_pbm *pbm = arg;
struct msi_eq *meq = pbm->vp_meq;
struct vpci_msi_msg *msg;
uint64_t head, tail;
struct intrhand *ih;
int msinum;
int err;
err = hv_pci_msiq_gethead(pbm->vp_devhandle, 0, &head);
if (err != H_EOK)
printf("%s: pci_msiq_gethead: %d\n", __func__, err);
err = hv_pci_msiq_gettail(pbm->vp_devhandle, 0, &tail);
if (err != H_EOK)
printf("%s: pci_msiq_gettail: %d\n", __func__, err);
if (head == tail)
return (0);
while (head != tail) {
msg = (struct vpci_msi_msg *)(meq->meq_va + head);
if (msg->mm_type == 0)
break;
msg->mm_type = 0;
msinum = msg->mm_data;
ih = pbm->vp_msi[msinum];
err = hv_pci_msi_setstate(pbm->vp_devhandle,
msinum, PCI_MSISTATE_IDLE);
if (err != H_EOK)
printf("%s: pci_msi_setstate: %d\n", __func__, err);
send_softint(-1, ih->ih_pil, ih);
head += sizeof(struct vpci_msi_msg);
head &= ((meq->meq_nentries * sizeof(struct vpci_msi_msg)) - 1);
}
err = hv_pci_msiq_sethead(pbm->vp_devhandle, 0, head);
if (err != H_EOK)
printf("%s: pci_msiq_sethead: %d\n", __func__, err);
return (1);
}
const struct cfattach vpci_ca = {
sizeof(struct vpci_softc), vpci_match, vpci_attach
};
struct cfdriver vpci_cd = {
NULL, "vpci", DV_DULL
};
|