1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
|
/* $OpenBSD: scoop_pcic.c,v 1.5 2014/05/08 21:17:01 miod Exp $ */
/*
* Copyright (c) 2005 Uwe Stuehler <uwe@bsdx.de>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <uvm/uvm_extern.h>
#include <arch/arm/xscale/pxa2x0var.h>
#include <arch/arm/xscale/pxapcicvar.h>
#include <machine/machine_reg.h>
#include <machine/zaurus_var.h>
#include <zaurus/dev/zaurus_scoopreg.h>
int scoop_pcic_match(struct device *, void *, void *);
void scoop_pcic_attach(struct device *, struct device *, void *);
void scoop_pcic_socket_setup(struct pxapcic_socket *);
struct cfattach pxapcic_scoop_ca = {
sizeof(struct pxapcic_softc), scoop_pcic_match,
scoop_pcic_attach
};
u_int scoop_pcic_read(struct pxapcic_socket *, int);
void scoop_pcic_write(struct pxapcic_socket *, int, u_int);
void scoop_pcic_set_power(struct pxapcic_socket *, int);
void scoop_pcic_clear_intr(struct pxapcic_socket *);
struct pxapcic_tag scoop_pcic_functions = {
scoop_pcic_read,
scoop_pcic_write,
scoop_pcic_set_power,
scoop_pcic_clear_intr,
0, /* intr_establish */
0, /* intr_disestablish */
0 /* intr_string */
};
int
scoop_pcic_match(struct device *parent, void *cf, void *aux)
{
return (ZAURUS_ISC860 || ZAURUS_ISC3000);
}
void
scoop_pcic_attach(struct device *parent, struct device *self, void *aux)
{
struct pxapcic_softc *sc = (struct pxapcic_softc *)self;
struct pxaip_attach_args *pxa = aux;
sc->sc_iot = pxa->pxa_iot;
if (ZAURUS_ISC860) {
sc->sc_nslots = 1;
sc->sc_irqpin[0] = C860_CF0_IRQ;
sc->sc_irqcfpin[0] = C860_CF0_IRQ_PIN;
} else if (ZAURUS_ISC3000) {
sc->sc_nslots = 2;
sc->sc_irqpin[0] = C3000_CF0_IRQ;
sc->sc_irqcfpin[0] = C3000_CF0_IRQ_PIN;
sc->sc_irqpin[1] = C3000_CF1_IRQ;
sc->sc_irqcfpin[1] = C3000_CF1_IRQ_PIN;
}
pxapcic_attach(sc, &scoop_pcic_socket_setup);
}
void
scoop_pcic_socket_setup(struct pxapcic_socket *so)
{
struct pxapcic_softc *sc;
bus_addr_t pa;
bus_size_t size = SCOOP_SIZE;
bus_space_tag_t iot;
bus_space_handle_t scooph;
int error;
sc = so->sc;
iot = sc->sc_iot;
if (so->socket == 0)
pa = C3000_SCOOP0_BASE;
else if (so->socket == 1)
pa = C3000_SCOOP1_BASE;
else
panic("%s: invalid CF slot %d", sc->sc_dev.dv_xname,
so->socket);
error = bus_space_map(iot, trunc_page(pa), round_page(size),
0, &scooph);
if (error)
panic("%s: can't map memory %lx for scoop",
sc->sc_dev.dv_xname, pa);
scooph += pa - trunc_page(pa);
bus_space_write_2(iot, scooph, SCOOP_IMR,
SCP_IMR_UNKN0 | SCP_IMR_UNKN1);
/* setup */
bus_space_write_2(iot, scooph, SCOOP_MCR, 0x0100);
bus_space_write_2(iot, scooph, SCOOP_CDR, 0x0000);
bus_space_write_2(iot, scooph, SCOOP_CPR, 0x0000);
bus_space_write_2(iot, scooph, SCOOP_IMR, 0x0000);
bus_space_write_2(iot, scooph, SCOOP_IRM, 0x00ff);
bus_space_write_2(iot, scooph, SCOOP_ISR, 0x0000);
bus_space_write_2(iot, scooph, SCOOP_IRM, 0x0000);
/* C3000 */
if (so->socket == 1) {
bus_space_write_2(iot, scooph, SCOOP_CPR, 0x80c1);
bus_space_write_2(iot, scooph, SCOOP_IMR, 0x00c4);
bus_space_write_2(iot, scooph, SCOOP_MCR, 0x0111);
} else {
bus_space_write_2(iot, scooph, SCOOP_CPR,
SCP_CPR_PWR|SCP_CPR_5V);
}
bus_space_write_2(iot, scooph, SCOOP_IMR, 0x00ce);
bus_space_write_2(iot, scooph, SCOOP_MCR, 0x0111);
/* C3000 */
so->power_capability = PXAPCIC_POWER_3V;
if (so->socket == 0)
so->power_capability |= PXAPCIC_POWER_5V;
so->pcictag_cookie = (void *)scooph;
so->pcictag = &scoop_pcic_functions;
}
u_int
scoop_pcic_read(struct pxapcic_socket *so, int reg)
{
bus_space_tag_t iot = so->sc->sc_iot;
bus_space_handle_t ioh = (bus_space_handle_t)so->pcictag_cookie;
u_int16_t csr;
csr = bus_space_read_2(iot, ioh, SCOOP_CSR);
switch (reg) {
case PXAPCIC_CARD_STATUS:
if (csr & SCP_CSR_MISSING)
return (PXAPCIC_CARD_INVALID);
else
return (PXAPCIC_CARD_VALID);
case PXAPCIC_CARD_READY:
return ((bus_space_read_2(iot, ioh, SCOOP_CSR) &
SCP_CSR_READY) != 0);
default:
panic("scoop_pcic_read: bogus register");
}
}
void
scoop_pcic_write(struct pxapcic_socket *so, int reg, u_int val)
{
bus_space_tag_t iot = so->sc->sc_iot;
bus_space_handle_t ioh = (bus_space_handle_t)so->pcictag_cookie;
u_int16_t newval;
int s;
s = splhigh();
switch (reg) {
case PXAPCIC_CARD_POWER:
newval = bus_space_read_2(iot, ioh, SCOOP_CPR);
newval &= ~(SCP_CPR_PWR | SCP_CPR_3V | SCP_CPR_5V);
if (val == PXAPCIC_POWER_3V)
newval |= (SCP_CPR_PWR | SCP_CPR_3V);
else if (val == PXAPCIC_POWER_5V)
newval |= (SCP_CPR_PWR | SCP_CPR_5V);
bus_space_write_2(iot, ioh, SCOOP_CPR, newval);
break;
case PXAPCIC_CARD_RESET:
bus_space_write_2(iot, ioh, SCOOP_CCR,
val ? SCP_CCR_RESET : 0);
break;
default:
panic("scoop_pcic_write: bogus register");
}
splx(s);
}
void
scoop_pcic_set_power(struct pxapcic_socket *so, int pwr)
{
bus_space_tag_t iot = so->sc->sc_iot;
bus_space_handle_t ioh = (bus_space_handle_t)so->pcictag_cookie;
u_int16_t reg;
int s;
s = splhigh();
switch (pwr) {
case PXAPCIC_POWER_OFF:
#if 0
/* XXX does this disable power to both sockets? */
reg = bus_space_read_2(iot, ioh, SCOOP_GPWR);
bus_space_write_2(iot, ioh, SCOOP_GPWR,
reg & ~(1 << SCOOP0_CF_POWER_C3000));
#endif
break;
case PXAPCIC_POWER_3V:
case PXAPCIC_POWER_5V:
/* XXX */
if (so->socket == 0) {
reg = bus_space_read_2(iot, ioh, SCOOP_GPWR);
bus_space_write_2(iot, ioh, SCOOP_GPWR,
reg | (1 << SCOOP0_CF_POWER_C3000));
}
break;
default:
splx(s);
panic("scoop_pcic_set_power: bogus power state");
}
splx(s);
}
void
scoop_pcic_clear_intr(struct pxapcic_socket *so)
{
bus_space_tag_t iot = so->sc->sc_iot;
bus_space_handle_t ioh = (bus_space_handle_t)so->pcictag_cookie;
bus_space_write_2(iot, ioh, SCOOP_IRM, 0x00ff);
bus_space_write_2(iot, ioh, SCOOP_ISR, 0x0000);
bus_space_write_2(iot, ioh, SCOOP_IRM, 0x0000);
}
|
