1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
|
/* $OpenBSD: if_dwge.c,v 1.9 2021/05/07 19:03:01 kettenis Exp $ */
/*
* Copyright (c) 2008, 2019 Mark Kettenis <kettenis@openbsd.org>
* Copyright (c) 2017 Patrick Wildt <patrick@blueri.se>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
/*
* Driver for the Synopsys Designware ethernet controller.
*/
#include "bpfilter.h"
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/kernel.h>
#include <sys/malloc.h>
#include <sys/mbuf.h>
#include <sys/queue.h>
#include <sys/socket.h>
#include <sys/sockio.h>
#include <sys/timeout.h>
#include <machine/bus.h>
#include <machine/fdt.h>
#include <net/if.h>
#include <net/if_media.h>
#include <dev/ofw/openfirm.h>
#include <dev/ofw/ofw_clock.h>
#include <dev/ofw/ofw_gpio.h>
#include <dev/ofw/ofw_misc.h>
#include <dev/ofw/ofw_pinctrl.h>
#include <dev/ofw/ofw_regulator.h>
#include <dev/ofw/fdt.h>
#include <dev/mii/mii.h>
#include <dev/mii/miivar.h>
#if NBPFILTER > 0
#include <net/bpf.h>
#endif
#include <netinet/in.h>
#include <netinet/if_ether.h>
/* Registers */
#define GMAC_MAC_CONF 0x0000
#define GMAC_MAC_CONF_JD (1 << 22)
#define GMAC_MAC_CONF_BE (1 << 21)
#define GMAC_MAC_CONF_DCRS (1 << 16)
#define GMAC_MAC_CONF_PS (1 << 15)
#define GMAC_MAC_CONF_FES (1 << 14)
#define GMAC_MAC_CONF_LM (1 << 12)
#define GMAC_MAC_CONF_DM (1 << 11)
#define GMAC_MAC_CONF_TE (1 << 3)
#define GMAC_MAC_CONF_RE (1 << 2)
#define GMAC_MAC_FRM_FILT 0x0004
#define GMAC_MAC_FRM_FILT_PM (1 << 4)
#define GMAC_MAC_FRM_FILT_HMC (1 << 2)
#define GMAC_MAC_FRM_FILT_PR (1 << 0)
#define GMAC_HASH_TAB_HI 0x0008
#define GMAC_HASH_TAB_LO 0x000c
#define GMAC_GMII_ADDR 0x0010
#define GMAC_GMII_ADDR_PA_SHIFT 11
#define GMAC_GMII_ADDR_GR_SHIFT 6
#define GMAC_GMII_ADDR_CR_SHIFT 2
#define GMAC_GMII_ADDR_CR_MASK 0xf
#define GMAC_GMII_ADDR_CR_DIV_42 0
#define GMAC_GMII_ADDR_CR_DIV_62 1
#define GMAC_GMII_ADDR_CR_DIV_16 2
#define GMAC_GMII_ADDR_CR_DIV_26 3
#define GMAC_GMII_ADDR_CR_DIV_102 4
#define GMAC_GMII_ADDR_CR_DIV_124 5
#define GMAC_GMII_ADDR_GW (1 << 1)
#define GMAC_GMII_ADDR_GB (1 << 0)
#define GMAC_GMII_DATA 0x0014
#define GMAC_VERSION 0x0020
#define GMAC_VERSION_SNPS_MASK 0xff
#define GMAC_INT_MASK 0x003c
#define GMAC_INT_MASK_PIM (1 << 3)
#define GMAC_INT_MASK_RIM (1 << 0)
#define GMAC_MAC_ADDR0_HI 0x0040
#define GMAC_MAC_ADDR0_LO 0x0044
#define GMAC_MMC_RX_INT_MSK 0x010c
#define GMAC_MMC_TX_INT_MSK 0x0110
#define GMAC_MMC_IPC_INT_MSK 0x0200
#define GMAC_BUS_MODE 0x1000
#define GMAC_BUS_MODE_8XPBL (1 << 24)
#define GMAC_BUS_MODE_USP (1 << 23)
#define GMAC_BUS_MODE_RPBL_MASK (0x3f << 17)
#define GMAC_BUS_MODE_RPBL_SHIFT 17
#define GMAC_BUS_MODE_FB (1 << 16)
#define GMAC_BUS_MODE_PBL_MASK (0x3f << 8)
#define GMAC_BUS_MODE_PBL_SHIFT 8
#define GMAC_BUS_MODE_SWR (1 << 0)
#define GMAC_TX_POLL_DEMAND 0x1004
#define GMAC_RX_DESC_LIST_ADDR 0x100c
#define GMAC_TX_DESC_LIST_ADDR 0x1010
#define GMAC_STATUS 0x1014
#define GMAC_STATUS_RI (1 << 6)
#define GMAC_STATUS_TU (1 << 2)
#define GMAC_STATUS_TI (1 << 0)
#define GMAC_OP_MODE 0x1018
#define GMAC_OP_MODE_RSF (1 << 25)
#define GMAC_OP_MODE_TSF (1 << 21)
#define GMAC_OP_MODE_FTF (1 << 20)
#define GMAC_OP_MODE_TTC_MASK (0x7 << 14)
#define GMAC_OP_MODE_TTC_64 (0x0 << 14)
#define GMAC_OP_MODE_TTC_128 (0x1 << 14)
#define GMAC_OP_MODE_ST (1 << 13)
#define GMAC_OP_MODE_RTC_MASK (0x3 << 3)
#define GMAC_OP_MODE_RTC_64 (0x0 << 3)
#define GMAC_OP_MODE_RTC_128 (0x3 << 3)
#define GMAC_OP_MODE_OSF (1 << 2)
#define GMAC_OP_MODE_SR (1 << 1)
#define GMAC_INT_ENA 0x101c
#define GMAC_INT_ENA_NIE (1 << 16)
#define GMAC_INT_ENA_RIE (1 << 6)
#define GMAC_INT_ENA_TUE (1 << 2)
#define GMAC_INT_ENA_TIE (1 << 0)
#define GMAC_AXI_BUS_MODE 0x1028
#define GMAC_AXI_BUS_MODE_WR_OSR_LMT_MASK (0xf << 20)
#define GMAC_AXI_BUS_MODE_WR_OSR_LMT_SHIFT 20
#define GMAC_AXI_BUS_MODE_RD_OSR_LMT_MASK (0xf << 16)
#define GMAC_AXI_BUS_MODE_RD_OSR_LMT_SHIFT 16
#define GMAC_AXI_BUS_MODE_BLEN_256 (1 << 7)
#define GMAC_AXI_BUS_MODE_BLEN_128 (1 << 6)
#define GMAC_AXI_BUS_MODE_BLEN_64 (1 << 5)
#define GMAC_AXI_BUS_MODE_BLEN_32 (1 << 4)
#define GMAC_AXI_BUS_MODE_BLEN_16 (1 << 3)
#define GMAC_AXI_BUS_MODE_BLEN_8 (1 << 2)
#define GMAC_AXI_BUS_MODE_BLEN_4 (1 << 1)
/*
* DWGE descriptors.
*/
struct dwge_desc {
uint32_t sd_status;
uint32_t sd_len;
uint32_t sd_addr;
uint32_t sd_next;
};
/* Tx status bits. */
#define TDES0_DB (1 << 0)
#define TDES0_UF (1 << 1)
#define TDES0_ED (1 << 2)
#define TDES0_CC_MASK (0xf << 3)
#define TDES0_CC_SHIFT 3
#define TDES0_EC (1 << 8)
#define TDES0_LC (1 << 9)
#define TDES0_NC (1 << 10)
#define TDES0_PCE (1 << 12)
#define TDES0_JT (1 << 14)
#define TDES0_IHE (1 << 16)
#define TDES0_OWN (1 << 31)
/* Rx status bits */
#define RDES0_PE (1 << 0)
#define RDES0_CE (1 << 1)
#define RDES0_RE (1 << 3)
#define RDES0_RWT (1 << 4)
#define RDES0_FT (1 << 5)
#define RDES0_LC (1 << 6)
#define RDES0_IPC (1 << 7)
#define RDES0_LS (1 << 8)
#define RDES0_FS (1 << 9)
#define RDES0_OE (1 << 11)
#define RDES0_SAF (1 << 13)
#define RDES0_DE (1 << 14)
#define RDES0_FL_MASK 0x3fff
#define RDES0_FL_SHIFT 16
#define RDES0_AFM (1 << 30)
#define RDES0_OWN (1 << 31)
/* Tx size bits */
#define TDES1_TBS1 (0xfff << 0)
#define TDES1_TCH (1 << 24)
#define TDES1_DC (1 << 26)
#define TDES1_CIC_MASK (0x3 << 27)
#define TDES1_CIC_IP (1 << 27)
#define TDES1_CIC_NO_PSE (2 << 27)
#define TDES1_CIC_FULL (3 << 27)
#define TDES1_FS (1 << 29)
#define TDES1_LS (1 << 30)
#define TDES1_IC (1 << 31)
/* Rx size bits */
#define RDES1_RBS1 (0xfff << 0)
#define RDES1_RCH (1 << 24)
#define RDES1_DIC (1 << 31)
struct dwge_buf {
bus_dmamap_t tb_map;
struct mbuf *tb_m;
};
#define DWGE_NTXDESC 512
#define DWGE_NTXSEGS 16
#define DWGE_NRXDESC 512
struct dwge_dmamem {
bus_dmamap_t tdm_map;
bus_dma_segment_t tdm_seg;
size_t tdm_size;
caddr_t tdm_kva;
};
#define DWGE_DMA_MAP(_tdm) ((_tdm)->tdm_map)
#define DWGE_DMA_LEN(_tdm) ((_tdm)->tdm_size)
#define DWGE_DMA_DVA(_tdm) ((_tdm)->tdm_map->dm_segs[0].ds_addr)
#define DWGE_DMA_KVA(_tdm) ((void *)(_tdm)->tdm_kva)
struct dwge_softc {
struct device sc_dev;
int sc_node;
bus_space_tag_t sc_iot;
bus_space_handle_t sc_ioh;
bus_dma_tag_t sc_dmat;
struct arpcom sc_ac;
#define sc_lladdr sc_ac.ac_enaddr
struct mii_data sc_mii;
#define sc_media sc_mii.mii_media
int sc_link;
int sc_phyloc;
int sc_force_thresh_dma_mode;
struct dwge_dmamem *sc_txring;
struct dwge_buf *sc_txbuf;
struct dwge_desc *sc_txdesc;
int sc_tx_prod;
int sc_tx_cnt;
int sc_tx_cons;
struct dwge_dmamem *sc_rxring;
struct dwge_buf *sc_rxbuf;
struct dwge_desc *sc_rxdesc;
int sc_rx_prod;
struct if_rxring sc_rx_ring;
int sc_rx_cons;
struct timeout sc_tick;
struct timeout sc_rxto;
uint32_t sc_clk;
bus_size_t sc_clk_sel;
uint32_t sc_clk_sel_125;
uint32_t sc_clk_sel_25;
uint32_t sc_clk_sel_2_5;
};
#define DEVNAME(_s) ((_s)->sc_dev.dv_xname)
int dwge_match(struct device *, void *, void *);
void dwge_attach(struct device *, struct device *, void *);
void dwge_setup_allwinner(struct dwge_softc *);
void dwge_setup_rockchip(struct dwge_softc *);
struct cfattach dwge_ca = {
sizeof(struct dwge_softc), dwge_match, dwge_attach
};
struct cfdriver dwge_cd = {
NULL, "dwge", DV_IFNET
};
void dwge_reset_phy(struct dwge_softc *);
uint32_t dwge_read(struct dwge_softc *, bus_addr_t);
void dwge_write(struct dwge_softc *, bus_addr_t, uint32_t);
int dwge_ioctl(struct ifnet *, u_long, caddr_t);
void dwge_start(struct ifnet *);
void dwge_watchdog(struct ifnet *);
int dwge_media_change(struct ifnet *);
void dwge_media_status(struct ifnet *, struct ifmediareq *);
int dwge_mii_readreg(struct device *, int, int);
void dwge_mii_writereg(struct device *, int, int, int);
void dwge_mii_statchg(struct device *);
void dwge_lladdr_read(struct dwge_softc *, uint8_t *);
void dwge_lladdr_write(struct dwge_softc *);
void dwge_tick(void *);
void dwge_rxtick(void *);
int dwge_intr(void *);
void dwge_tx_proc(struct dwge_softc *);
void dwge_rx_proc(struct dwge_softc *);
void dwge_up(struct dwge_softc *);
void dwge_down(struct dwge_softc *);
void dwge_iff(struct dwge_softc *);
int dwge_encap(struct dwge_softc *, struct mbuf *, int *);
void dwge_reset(struct dwge_softc *);
void dwge_stop_dma(struct dwge_softc *);
struct dwge_dmamem *
dwge_dmamem_alloc(struct dwge_softc *, bus_size_t, bus_size_t);
void dwge_dmamem_free(struct dwge_softc *, struct dwge_dmamem *);
struct mbuf *dwge_alloc_mbuf(struct dwge_softc *, bus_dmamap_t);
void dwge_fill_rx_ring(struct dwge_softc *);
int
dwge_match(struct device *parent, void *cfdata, void *aux)
{
struct fdt_attach_args *faa = aux;
return (OF_is_compatible(faa->fa_node, "allwinner,sun7i-a20-gmac") ||
OF_is_compatible(faa->fa_node, "amlogic,meson-axg-dwmac") ||
OF_is_compatible(faa->fa_node, "amlogic,meson-g12a-dwmac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3288-gmac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3308-mac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3328-gmac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3399-gmac") ||
OF_is_compatible(faa->fa_node, "snps,dwmac"));
}
void
dwge_attach(struct device *parent, struct device *self, void *aux)
{
struct dwge_softc *sc = (void *)self;
struct fdt_attach_args *faa = aux;
struct ifnet *ifp;
uint32_t phy, phy_supply;
uint32_t axi_config;
uint32_t mode, pbl;
uint32_t version;
int node;
sc->sc_node = faa->fa_node;
sc->sc_iot = faa->fa_iot;
if (bus_space_map(sc->sc_iot, faa->fa_reg[0].addr,
faa->fa_reg[0].size, 0, &sc->sc_ioh)) {
printf("%s: cannot map registers\n", self->dv_xname);
return;
}
sc->sc_dmat = faa->fa_dmat;
/* Lookup PHY. */
phy = OF_getpropint(faa->fa_node, "phy", 0);
if (phy == 0)
phy = OF_getpropint(faa->fa_node, "phy-handle", 0);
node = OF_getnodebyphandle(phy);
if (node)
sc->sc_phyloc = OF_getpropint(node, "reg", MII_PHY_ANY);
else
sc->sc_phyloc = MII_PHY_ANY;
pinctrl_byname(faa->fa_node, "default");
/* Enable clock. */
clock_enable(faa->fa_node, "stmmaceth");
reset_deassert(faa->fa_node, "stmmaceth");
delay(5000);
version = dwge_read(sc, GMAC_VERSION);
printf(": rev 0x%02x", version & GMAC_VERSION_SNPS_MASK);
/* Power up PHY. */
phy_supply = OF_getpropint(faa->fa_node, "phy-supply", 0);
if (phy_supply)
regulator_enable(phy_supply);
/* Reset PHY */
dwge_reset_phy(sc);
sc->sc_clk = clock_get_frequency(faa->fa_node, "stmmaceth");
if (sc->sc_clk > 250000000)
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_124;
else if (sc->sc_clk > 150000000)
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_102;
else if (sc->sc_clk > 100000000)
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_62;
else if (sc->sc_clk > 60000000)
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_42;
else if (sc->sc_clk > 35000000)
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_26;
else
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_16;
if (OF_getprop(faa->fa_node, "local-mac-address",
&sc->sc_lladdr, ETHER_ADDR_LEN) != ETHER_ADDR_LEN)
dwge_lladdr_read(sc, sc->sc_lladdr);
printf(", address %s\n", ether_sprintf(sc->sc_lladdr));
timeout_set(&sc->sc_tick, dwge_tick, sc);
timeout_set(&sc->sc_rxto, dwge_rxtick, sc);
ifp = &sc->sc_ac.ac_if;
ifp->if_softc = sc;
ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST;
ifp->if_ioctl = dwge_ioctl;
ifp->if_start = dwge_start;
ifp->if_watchdog = dwge_watchdog;
ifq_set_maxlen(&ifp->if_snd, DWGE_NTXDESC - 1);
bcopy(sc->sc_dev.dv_xname, ifp->if_xname, IFNAMSIZ);
ifp->if_capabilities = IFCAP_VLAN_MTU;
sc->sc_mii.mii_ifp = ifp;
sc->sc_mii.mii_readreg = dwge_mii_readreg;
sc->sc_mii.mii_writereg = dwge_mii_writereg;
sc->sc_mii.mii_statchg = dwge_mii_statchg;
ifmedia_init(&sc->sc_media, 0, dwge_media_change, dwge_media_status);
/* Do hardware specific initializations. */
if (OF_is_compatible(faa->fa_node, "allwinner,sun7i-a20-gmac"))
dwge_setup_allwinner(sc);
else if (OF_is_compatible(faa->fa_node, "rockchip,rk3288-gmac"))
dwge_setup_rockchip(sc);
else if (OF_is_compatible(faa->fa_node, "rockchip,rk3308-mac"))
dwge_setup_rockchip(sc);
else if (OF_is_compatible(faa->fa_node, "rockchip,rk3328-gmac"))
dwge_setup_rockchip(sc);
else if (OF_is_compatible(faa->fa_node, "rockchip,rk3399-gmac"))
dwge_setup_rockchip(sc);
if (OF_getpropbool(faa->fa_node, "snps,force_thresh_dma_mode"))
sc->sc_force_thresh_dma_mode = 1;
dwge_reset(sc);
/* Configure MAC. */
dwge_write(sc, GMAC_MAC_CONF, dwge_read(sc, GMAC_MAC_CONF) |
GMAC_MAC_CONF_JD | GMAC_MAC_CONF_BE | GMAC_MAC_CONF_DCRS);
/* Configure DMA engine. */
mode = dwge_read(sc, GMAC_BUS_MODE);
mode |= GMAC_BUS_MODE_USP;
if (!OF_getpropbool(faa->fa_node, "snps,no-pbl-x8"))
mode |= GMAC_BUS_MODE_8XPBL;
mode &= ~(GMAC_BUS_MODE_RPBL_MASK | GMAC_BUS_MODE_PBL_MASK);
pbl = OF_getpropint(faa->fa_node, "snps,pbl", 8);
mode |= pbl << GMAC_BUS_MODE_RPBL_SHIFT;
mode |= pbl << GMAC_BUS_MODE_PBL_SHIFT;
if (OF_getpropbool(faa->fa_node, "snps,fixed-burst"))
mode |= GMAC_BUS_MODE_FB;
dwge_write(sc, GMAC_BUS_MODE, mode);
/* Configure AXI master. */
axi_config = OF_getpropint(faa->fa_node, "snps,axi-config", 0);
node = OF_getnodebyphandle(axi_config);
if (node) {
uint32_t blen[7] = { 0 };
uint32_t osr_lmt;
int i;
mode = dwge_read(sc, GMAC_AXI_BUS_MODE);
osr_lmt = OF_getpropint(node, "snps,wr_osr_lmt", 1);
mode &= ~GMAC_AXI_BUS_MODE_WR_OSR_LMT_MASK;
mode |= (osr_lmt << GMAC_AXI_BUS_MODE_WR_OSR_LMT_SHIFT);
osr_lmt = OF_getpropint(node, "snps,rd_osr_lmt", 1);
mode &= ~GMAC_AXI_BUS_MODE_RD_OSR_LMT_MASK;
mode |= (osr_lmt << GMAC_AXI_BUS_MODE_RD_OSR_LMT_SHIFT);
OF_getpropintarray(node, "snps,blen", blen, sizeof(blen));
for (i = 0; i < nitems(blen); i++) {
switch (blen[i]) {
case 256:
mode |= GMAC_AXI_BUS_MODE_BLEN_256;
break;
case 128:
mode |= GMAC_AXI_BUS_MODE_BLEN_128;
break;
case 64:
mode |= GMAC_AXI_BUS_MODE_BLEN_64;
break;
case 32:
mode |= GMAC_AXI_BUS_MODE_BLEN_32;
break;
case 16:
mode |= GMAC_AXI_BUS_MODE_BLEN_16;
break;
case 8:
mode |= GMAC_AXI_BUS_MODE_BLEN_8;
break;
case 4:
mode |= GMAC_AXI_BUS_MODE_BLEN_4;
break;
}
}
dwge_write(sc, GMAC_AXI_BUS_MODE, mode);
}
mii_attach(self, &sc->sc_mii, 0xffffffff, sc->sc_phyloc,
(sc->sc_phyloc == MII_PHY_ANY) ? 0 : MII_OFFSET_ANY, 0);
if (LIST_FIRST(&sc->sc_mii.mii_phys) == NULL) {
printf("%s: no PHY found!\n", sc->sc_dev.dv_xname);
ifmedia_add(&sc->sc_media, IFM_ETHER|IFM_MANUAL, 0, NULL);
ifmedia_set(&sc->sc_media, IFM_ETHER|IFM_MANUAL);
} else
ifmedia_set(&sc->sc_media, IFM_ETHER|IFM_AUTO);
if_attach(ifp);
ether_ifattach(ifp);
/* Disable interrupts. */
dwge_write(sc, GMAC_INT_ENA, 0);
dwge_write(sc, GMAC_INT_MASK, GMAC_INT_MASK_PIM | GMAC_INT_MASK_RIM);
dwge_write(sc, GMAC_MMC_RX_INT_MSK, 0xffffffff);
dwge_write(sc, GMAC_MMC_TX_INT_MSK, 0xffffffff);
dwge_write(sc, GMAC_MMC_IPC_INT_MSK, 0xffffffff);
fdt_intr_establish(faa->fa_node, IPL_NET, dwge_intr, sc,
sc->sc_dev.dv_xname);
}
void
dwge_reset_phy(struct dwge_softc *sc)
{
uint32_t *gpio;
uint32_t delays[3];
int active = 1;
int len;
len = OF_getproplen(sc->sc_node, "snps,reset-gpio");
if (len <= 0)
return;
gpio = malloc(len, M_TEMP, M_WAITOK);
/* Gather information. */
OF_getpropintarray(sc->sc_node, "snps,reset-gpio", gpio, len);
if (OF_getpropbool(sc->sc_node, "snps-reset-active-low"))
active = 0;
delays[0] = delays[1] = delays[2] = 0;
OF_getpropintarray(sc->sc_node, "snps,reset-delays-us", delays,
sizeof(delays));
/* Perform reset sequence. */
gpio_controller_config_pin(gpio, GPIO_CONFIG_OUTPUT);
gpio_controller_set_pin(gpio, !active);
delay(delays[0]);
gpio_controller_set_pin(gpio, active);
delay(delays[1]);
gpio_controller_set_pin(gpio, !active);
delay(delays[2]);
free(gpio, M_TEMP, len);
}
uint32_t
dwge_read(struct dwge_softc *sc, bus_addr_t addr)
{
return bus_space_read_4(sc->sc_iot, sc->sc_ioh, addr);
}
void
dwge_write(struct dwge_softc *sc, bus_addr_t addr, uint32_t data)
{
bus_space_write_4(sc->sc_iot, sc->sc_ioh, addr, data);
}
void
dwge_lladdr_read(struct dwge_softc *sc, uint8_t *lladdr)
{
uint32_t machi, maclo;
machi = dwge_read(sc, GMAC_MAC_ADDR0_HI);
maclo = dwge_read(sc, GMAC_MAC_ADDR0_LO);
lladdr[0] = (maclo >> 0) & 0xff;
lladdr[1] = (maclo >> 8) & 0xff;
lladdr[2] = (maclo >> 16) & 0xff;
lladdr[3] = (maclo >> 24) & 0xff;
lladdr[4] = (machi >> 0) & 0xff;
lladdr[5] = (machi >> 8) & 0xff;
}
void
dwge_lladdr_write(struct dwge_softc *sc)
{
dwge_write(sc, GMAC_MAC_ADDR0_HI,
sc->sc_lladdr[5] << 8 | sc->sc_lladdr[4] << 0);
dwge_write(sc, GMAC_MAC_ADDR0_LO,
sc->sc_lladdr[3] << 24 | sc->sc_lladdr[2] << 16 |
sc->sc_lladdr[1] << 8 | sc->sc_lladdr[0] << 0);
}
void
dwge_start(struct ifnet *ifp)
{
struct dwge_softc *sc = ifp->if_softc;
struct mbuf *m;
int error, idx;
if (!(ifp->if_flags & IFF_RUNNING))
return;
if (ifq_is_oactive(&ifp->if_snd))
return;
if (ifq_empty(&ifp->if_snd))
return;
if (!sc->sc_link)
return;
idx = sc->sc_tx_prod;
while ((sc->sc_txdesc[idx].sd_status & TDES0_OWN) == 0) {
m = ifq_deq_begin(&ifp->if_snd);
if (m == NULL)
break;
error = dwge_encap(sc, m, &idx);
if (error == ENOBUFS) {
ifq_deq_rollback(&ifp->if_snd, m);
ifq_set_oactive(&ifp->if_snd);
break;
}
if (error == EFBIG) {
ifq_deq_commit(&ifp->if_snd, m);
m_freem(m); /* give up: drop it */
ifp->if_oerrors++;
continue;
}
/* Now we are committed to transmit the packet. */
ifq_deq_commit(&ifp->if_snd, m);
#if NBPFILTER > 0
if (ifp->if_bpf)
bpf_mtap(ifp->if_bpf, m, BPF_DIRECTION_OUT);
#endif
}
if (sc->sc_tx_prod != idx) {
sc->sc_tx_prod = idx;
/* Set a timeout in case the chip goes out to lunch. */
ifp->if_timer = 5;
}
}
int
dwge_ioctl(struct ifnet *ifp, u_long cmd, caddr_t addr)
{
struct dwge_softc *sc = ifp->if_softc;
struct ifreq *ifr = (struct ifreq *)addr;
int error = 0, s;
s = splnet();
switch (cmd) {
case SIOCSIFADDR:
ifp->if_flags |= IFF_UP;
/* FALLTHROUGH */
case SIOCSIFFLAGS:
if (ifp->if_flags & IFF_UP) {
if (ifp->if_flags & IFF_RUNNING)
error = ENETRESET;
else
dwge_up(sc);
} else {
if (ifp->if_flags & IFF_RUNNING)
dwge_down(sc);
}
break;
case SIOCGIFMEDIA:
case SIOCSIFMEDIA:
error = ifmedia_ioctl(ifp, ifr, &sc->sc_media, cmd);
break;
case SIOCGIFRXR:
error = if_rxr_ioctl((struct if_rxrinfo *)ifr->ifr_data,
NULL, MCLBYTES, &sc->sc_rx_ring);
break;
default:
error = ether_ioctl(ifp, &sc->sc_ac, cmd, addr);
break;
}
if (error == ENETRESET) {
if (ifp->if_flags & IFF_RUNNING)
dwge_iff(sc);
error = 0;
}
splx(s);
return (error);
}
void
dwge_watchdog(struct ifnet *ifp)
{
printf("%s\n", __func__);
}
int
dwge_media_change(struct ifnet *ifp)
{
struct dwge_softc *sc = ifp->if_softc;
if (LIST_FIRST(&sc->sc_mii.mii_phys))
mii_mediachg(&sc->sc_mii);
return (0);
}
void
dwge_media_status(struct ifnet *ifp, struct ifmediareq *ifmr)
{
struct dwge_softc *sc = ifp->if_softc;
if (LIST_FIRST(&sc->sc_mii.mii_phys)) {
mii_pollstat(&sc->sc_mii);
ifmr->ifm_active = sc->sc_mii.mii_media_active;
ifmr->ifm_status = sc->sc_mii.mii_media_status;
}
}
int
dwge_mii_readreg(struct device *self, int phy, int reg)
{
struct dwge_softc *sc = (void *)self;
int n;
dwge_write(sc, GMAC_GMII_ADDR,
sc->sc_clk << GMAC_GMII_ADDR_CR_SHIFT |
phy << GMAC_GMII_ADDR_PA_SHIFT |
reg << GMAC_GMII_ADDR_GR_SHIFT |
GMAC_GMII_ADDR_GB);
for (n = 0; n < 1000; n++) {
if ((dwge_read(sc, GMAC_GMII_ADDR) & GMAC_GMII_ADDR_GB) == 0)
return dwge_read(sc, GMAC_GMII_DATA);
delay(10);
}
printf("%s: mii_read timeout\n", sc->sc_dev.dv_xname);
return (0);
}
void
dwge_mii_writereg(struct device *self, int phy, int reg, int val)
{
struct dwge_softc *sc = (void *)self;
int n;
dwge_write(sc, GMAC_GMII_DATA, val);
dwge_write(sc, GMAC_GMII_ADDR,
sc->sc_clk << GMAC_GMII_ADDR_CR_SHIFT |
phy << GMAC_GMII_ADDR_PA_SHIFT |
reg << GMAC_GMII_ADDR_GR_SHIFT |
GMAC_GMII_ADDR_GW | GMAC_GMII_ADDR_GB);
for (n = 0; n < 1000; n++) {
if ((dwge_read(sc, GMAC_GMII_ADDR) & GMAC_GMII_ADDR_GB) == 0)
return;
delay(10);
}
printf("%s: mii_write timeout\n", sc->sc_dev.dv_xname);
}
void
dwge_mii_statchg(struct device *self)
{
struct dwge_softc *sc = (void *)self;
uint32_t conf;
conf = dwge_read(sc, GMAC_MAC_CONF);
conf &= ~(GMAC_MAC_CONF_PS | GMAC_MAC_CONF_FES);
switch (IFM_SUBTYPE(sc->sc_mii.mii_media_active)) {
case IFM_1000_SX:
case IFM_1000_LX:
case IFM_1000_CX:
case IFM_1000_T:
sc->sc_link = 1;
break;
case IFM_100_TX:
conf |= GMAC_MAC_CONF_PS | GMAC_MAC_CONF_FES;
sc->sc_link = 1;
break;
case IFM_10_T:
conf |= GMAC_MAC_CONF_PS;
sc->sc_link = 1;
break;
default:
sc->sc_link = 0;
return;
}
if (sc->sc_link == 0)
return;
conf &= ~GMAC_MAC_CONF_DM;
if ((sc->sc_mii.mii_media_active & IFM_GMASK) == IFM_FDX)
conf |= GMAC_MAC_CONF_DM;
/* XXX: RX/TX flow control? */
dwge_write(sc, GMAC_MAC_CONF, conf);
}
void
dwge_tick(void *arg)
{
struct dwge_softc *sc = arg;
int s;
s = splnet();
mii_tick(&sc->sc_mii);
splx(s);
timeout_add_sec(&sc->sc_tick, 1);
}
void
dwge_rxtick(void *arg)
{
struct dwge_softc *sc = arg;
uint32_t mode;
int s;
s = splnet();
mode = dwge_read(sc, GMAC_OP_MODE);
dwge_write(sc, GMAC_OP_MODE, mode & ~GMAC_OP_MODE_SR);
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_rxring),
0, DWGE_DMA_LEN(sc->sc_rxring),
BUS_DMASYNC_POSTREAD|BUS_DMASYNC_POSTWRITE);
dwge_write(sc, GMAC_RX_DESC_LIST_ADDR, 0);
sc->sc_rx_prod = sc->sc_rx_cons = 0;
dwge_fill_rx_ring(sc);
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_rxring),
0, DWGE_DMA_LEN(sc->sc_rxring),
BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE);
dwge_write(sc, GMAC_RX_DESC_LIST_ADDR, DWGE_DMA_DVA(sc->sc_rxring));
dwge_write(sc, GMAC_OP_MODE, mode);
splx(s);
}
int
dwge_intr(void *arg)
{
struct dwge_softc *sc = arg;
uint32_t reg;
reg = dwge_read(sc, GMAC_STATUS);
dwge_write(sc, GMAC_STATUS, reg);
if (reg & GMAC_STATUS_RI)
dwge_rx_proc(sc);
if (reg & GMAC_STATUS_TI ||
reg & GMAC_STATUS_TU)
dwge_tx_proc(sc);
return (1);
}
void
dwge_tx_proc(struct dwge_softc *sc)
{
struct ifnet *ifp = &sc->sc_ac.ac_if;
struct dwge_desc *txd;
struct dwge_buf *txb;
int idx, txfree;
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_txring), 0,
DWGE_DMA_LEN(sc->sc_txring),
BUS_DMASYNC_POSTREAD | BUS_DMASYNC_POSTWRITE);
txfree = 0;
while (sc->sc_tx_cnt > 0) {
idx = sc->sc_tx_cons;
KASSERT(idx < DWGE_NTXDESC);
txd = &sc->sc_txdesc[idx];
if (txd->sd_status & TDES0_OWN)
break;
txb = &sc->sc_txbuf[idx];
if (txb->tb_m) {
bus_dmamap_sync(sc->sc_dmat, txb->tb_map, 0,
txb->tb_map->dm_mapsize, BUS_DMASYNC_POSTWRITE);
bus_dmamap_unload(sc->sc_dmat, txb->tb_map);
m_freem(txb->tb_m);
txb->tb_m = NULL;
}
txfree++;
sc->sc_tx_cnt--;
if (sc->sc_tx_cons == (DWGE_NTXDESC - 1))
sc->sc_tx_cons = 0;
else
sc->sc_tx_cons++;
txd->sd_status = 0;
}
if (sc->sc_tx_cnt == 0)
ifp->if_timer = 0;
if (txfree) {
if (ifq_is_oactive(&ifp->if_snd))
ifq_restart(&ifp->if_snd);
}
}
void
dwge_rx_proc(struct dwge_softc *sc)
{
struct ifnet *ifp = &sc->sc_ac.ac_if;
struct dwge_desc *rxd;
struct dwge_buf *rxb;
struct mbuf_list ml = MBUF_LIST_INITIALIZER();
struct mbuf *m;
int idx, len;
if ((ifp->if_flags & IFF_RUNNING) == 0)
return;
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_rxring), 0,
DWGE_DMA_LEN(sc->sc_rxring),
BUS_DMASYNC_POSTREAD | BUS_DMASYNC_POSTWRITE);
while (if_rxr_inuse(&sc->sc_rx_ring) > 0) {
idx = sc->sc_rx_cons;
KASSERT(idx < DWGE_NRXDESC);
rxd = &sc->sc_rxdesc[idx];
if (rxd->sd_status & RDES0_OWN)
break;
len = (rxd->sd_status >> RDES0_FL_SHIFT) & RDES0_FL_MASK;
rxb = &sc->sc_rxbuf[idx];
KASSERT(rxb->tb_m);
bus_dmamap_sync(sc->sc_dmat, rxb->tb_map, 0,
len, BUS_DMASYNC_POSTREAD);
bus_dmamap_unload(sc->sc_dmat, rxb->tb_map);
/* Strip off CRC. */
len -= ETHER_CRC_LEN;
KASSERT(len > 0);
m = rxb->tb_m;
rxb->tb_m = NULL;
m->m_pkthdr.len = m->m_len = len;
ml_enqueue(&ml, m);
if_rxr_put(&sc->sc_rx_ring, 1);
if (sc->sc_rx_cons == (DWGE_NRXDESC - 1))
sc->sc_rx_cons = 0;
else
sc->sc_rx_cons++;
}
if (ifiq_input(&ifp->if_rcv, &ml))
if_rxr_livelocked(&sc->sc_rx_ring);
dwge_fill_rx_ring(sc);
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_rxring), 0,
DWGE_DMA_LEN(sc->sc_rxring),
BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE);
}
void
dwge_up(struct dwge_softc *sc)
{
struct ifnet *ifp = &sc->sc_ac.ac_if;
struct dwge_buf *txb, *rxb;
uint32_t mode;
int i;
/* Allocate Tx descriptor ring. */
sc->sc_txring = dwge_dmamem_alloc(sc,
DWGE_NTXDESC * sizeof(struct dwge_desc), 8);
sc->sc_txdesc = DWGE_DMA_KVA(sc->sc_txring);
sc->sc_txbuf = malloc(sizeof(struct dwge_buf) * DWGE_NTXDESC,
M_DEVBUF, M_WAITOK);
for (i = 0; i < DWGE_NTXDESC; i++) {
txb = &sc->sc_txbuf[i];
bus_dmamap_create(sc->sc_dmat, MCLBYTES, DWGE_NTXSEGS,
MCLBYTES, 0, BUS_DMA_WAITOK, &txb->tb_map);
txb->tb_m = NULL;
sc->sc_txdesc[i].sd_next =
DWGE_DMA_DVA(sc->sc_txring) +
((i+1) % DWGE_NTXDESC) * sizeof(struct dwge_desc);
}
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_txring),
0, DWGE_DMA_LEN(sc->sc_txring), BUS_DMASYNC_PREWRITE);
sc->sc_tx_prod = sc->sc_tx_cons = 0;
sc->sc_tx_cnt = 0;
dwge_write(sc, GMAC_TX_DESC_LIST_ADDR, DWGE_DMA_DVA(sc->sc_txring));
/* Allocate descriptor ring. */
sc->sc_rxring = dwge_dmamem_alloc(sc,
DWGE_NRXDESC * sizeof(struct dwge_desc), 8);
sc->sc_rxdesc = DWGE_DMA_KVA(sc->sc_rxring);
sc->sc_rxbuf = malloc(sizeof(struct dwge_buf) * DWGE_NRXDESC,
M_DEVBUF, M_WAITOK);
for (i = 0; i < DWGE_NRXDESC; i++) {
rxb = &sc->sc_rxbuf[i];
bus_dmamap_create(sc->sc_dmat, MCLBYTES, 1,
MCLBYTES, 0, BUS_DMA_WAITOK, &rxb->tb_map);
rxb->tb_m = NULL;
sc->sc_rxdesc[i].sd_next =
DWGE_DMA_DVA(sc->sc_rxring) +
((i+1) % DWGE_NRXDESC) * sizeof(struct dwge_desc);
}
if_rxr_init(&sc->sc_rx_ring, 2, DWGE_NRXDESC);
sc->sc_rx_prod = sc->sc_rx_cons = 0;
dwge_fill_rx_ring(sc);
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_rxring),
0, DWGE_DMA_LEN(sc->sc_rxring),
BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE);
dwge_write(sc, GMAC_RX_DESC_LIST_ADDR, DWGE_DMA_DVA(sc->sc_rxring));
dwge_lladdr_write(sc);
/* Configure media. */
if (LIST_FIRST(&sc->sc_mii.mii_phys))
mii_mediachg(&sc->sc_mii);
/* Program promiscuous mode and multicast filters. */
dwge_iff(sc);
ifp->if_flags |= IFF_RUNNING;
ifq_clr_oactive(&ifp->if_snd);
dwge_write(sc, GMAC_INT_ENA, GMAC_INT_ENA_NIE |
GMAC_INT_ENA_RIE | GMAC_INT_ENA_TIE | GMAC_INT_ENA_TUE);
mode = dwge_read(sc, GMAC_OP_MODE);
if (sc->sc_force_thresh_dma_mode) {
mode &= ~(GMAC_OP_MODE_TSF | GMAC_OP_MODE_TTC_MASK);
mode |= GMAC_OP_MODE_TTC_128;
mode &= ~(GMAC_OP_MODE_RSF | GMAC_OP_MODE_RTC_MASK);
mode |= GMAC_OP_MODE_RTC_128;
} else {
mode |= GMAC_OP_MODE_TSF | GMAC_OP_MODE_OSF;
mode |= GMAC_OP_MODE_RSF;
}
dwge_write(sc, GMAC_OP_MODE, mode | GMAC_OP_MODE_ST | GMAC_OP_MODE_SR);
dwge_write(sc, GMAC_MAC_CONF, dwge_read(sc, GMAC_MAC_CONF) |
GMAC_MAC_CONF_TE | GMAC_MAC_CONF_RE);
timeout_add_sec(&sc->sc_tick, 1);
}
void
dwge_down(struct dwge_softc *sc)
{
struct ifnet *ifp = &sc->sc_ac.ac_if;
struct dwge_buf *txb, *rxb;
uint32_t dmactrl;
int i;
timeout_del(&sc->sc_rxto);
timeout_del(&sc->sc_tick);
ifp->if_flags &= ~IFF_RUNNING;
ifq_clr_oactive(&ifp->if_snd);
ifp->if_timer = 0;
dwge_stop_dma(sc);
dwge_write(sc, GMAC_MAC_CONF, dwge_read(sc,
GMAC_MAC_CONF) & ~(GMAC_MAC_CONF_TE | GMAC_MAC_CONF_RE));
dmactrl = dwge_read(sc, GMAC_OP_MODE);
dmactrl &= ~(GMAC_OP_MODE_ST | GMAC_OP_MODE_SR);
dwge_write(sc, GMAC_OP_MODE, dmactrl);
dwge_write(sc, GMAC_INT_ENA, 0);
for (i = 0; i < DWGE_NTXDESC; i++) {
txb = &sc->sc_txbuf[i];
if (txb->tb_m) {
bus_dmamap_sync(sc->sc_dmat, txb->tb_map, 0,
txb->tb_map->dm_mapsize, BUS_DMASYNC_POSTWRITE);
bus_dmamap_unload(sc->sc_dmat, txb->tb_map);
m_freem(txb->tb_m);
}
bus_dmamap_destroy(sc->sc_dmat, txb->tb_map);
}
dwge_dmamem_free(sc, sc->sc_txring);
free(sc->sc_txbuf, M_DEVBUF, 0);
for (i = 0; i < DWGE_NRXDESC; i++) {
rxb = &sc->sc_rxbuf[i];
if (rxb->tb_m) {
bus_dmamap_sync(sc->sc_dmat, rxb->tb_map, 0,
rxb->tb_map->dm_mapsize, BUS_DMASYNC_POSTREAD);
bus_dmamap_unload(sc->sc_dmat, rxb->tb_map);
m_freem(rxb->tb_m);
}
bus_dmamap_destroy(sc->sc_dmat, rxb->tb_map);
}
dwge_dmamem_free(sc, sc->sc_rxring);
free(sc->sc_rxbuf, M_DEVBUF, 0);
}
/* Bit Reversal - http://aggregate.org/MAGIC/#Bit%20Reversal */
static uint32_t
bitrev32(uint32_t x)
{
x = (((x & 0xaaaaaaaa) >> 1) | ((x & 0x55555555) << 1));
x = (((x & 0xcccccccc) >> 2) | ((x & 0x33333333) << 2));
x = (((x & 0xf0f0f0f0) >> 4) | ((x & 0x0f0f0f0f) << 4));
x = (((x & 0xff00ff00) >> 8) | ((x & 0x00ff00ff) << 8));
return (x >> 16) | (x << 16);
}
void
dwge_iff(struct dwge_softc *sc)
{
struct arpcom *ac = &sc->sc_ac;
struct ifnet *ifp = &sc->sc_ac.ac_if;
struct ether_multi *enm;
struct ether_multistep step;
uint32_t crc, hash[2], hashbit, hashreg;
uint32_t reg;
reg = 0;
ifp->if_flags &= ~IFF_ALLMULTI;
bzero(hash, sizeof(hash));
if (ifp->if_flags & IFF_PROMISC || ac->ac_multirangecnt > 0) {
ifp->if_flags |= IFF_ALLMULTI;
reg |= GMAC_MAC_FRM_FILT_PM;
if (ifp->if_flags & IFF_PROMISC)
reg |= GMAC_MAC_FRM_FILT_PR;
} else {
reg |= GMAC_MAC_FRM_FILT_HMC;
ETHER_FIRST_MULTI(step, ac, enm);
while (enm != NULL) {
crc = ether_crc32_le(enm->enm_addrlo,
ETHER_ADDR_LEN) & 0x7f;
crc = bitrev32(~crc) >> 26;
hashreg = (crc >> 5);
hashbit = (crc & 0x1f);
hash[hashreg] |= (1 << hashbit);
ETHER_NEXT_MULTI(step, enm);
}
}
dwge_lladdr_write(sc);
dwge_write(sc, GMAC_HASH_TAB_HI, hash[1]);
dwge_write(sc, GMAC_HASH_TAB_LO, hash[0]);
dwge_write(sc, GMAC_MAC_FRM_FILT, reg);
}
int
dwge_encap(struct dwge_softc *sc, struct mbuf *m, int *idx)
{
struct dwge_desc *txd, *txd_start;
bus_dmamap_t map;
int cur, frag, i;
cur = frag = *idx;
map = sc->sc_txbuf[cur].tb_map;
if (bus_dmamap_load_mbuf(sc->sc_dmat, map, m, BUS_DMA_NOWAIT)) {
if (m_defrag(m, M_DONTWAIT))
return (EFBIG);
if (bus_dmamap_load_mbuf(sc->sc_dmat, map, m, BUS_DMA_NOWAIT))
return (EFBIG);
}
if (map->dm_nsegs > (DWGE_NTXDESC - sc->sc_tx_cnt - 2)) {
bus_dmamap_unload(sc->sc_dmat, map);
return (ENOBUFS);
}
/* Sync the DMA map. */
bus_dmamap_sync(sc->sc_dmat, map, 0, map->dm_mapsize,
BUS_DMASYNC_PREWRITE);
txd = txd_start = &sc->sc_txdesc[frag];
for (i = 0; i < map->dm_nsegs; i++) {
txd->sd_addr = map->dm_segs[i].ds_addr;
txd->sd_len = map->dm_segs[i].ds_len | TDES1_TCH;
if (i == 0)
txd->sd_len |= TDES1_FS;
if (i == (map->dm_nsegs - 1))
txd->sd_len |= TDES1_LS | TDES1_IC;
if (i != 0)
txd->sd_status = TDES0_OWN;
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_txring),
frag * sizeof(*txd), sizeof(*txd), BUS_DMASYNC_PREWRITE);
cur = frag;
if (frag == (DWGE_NTXDESC - 1)) {
txd = &sc->sc_txdesc[0];
frag = 0;
} else {
txd++;
frag++;
}
KASSERT(frag != sc->sc_tx_cons);
}
txd_start->sd_status = TDES0_OWN;
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_txring),
*idx * sizeof(*txd), sizeof(*txd), BUS_DMASYNC_PREWRITE);
dwge_write(sc, GMAC_TX_POLL_DEMAND, 0xffffffff);
KASSERT(sc->sc_txbuf[cur].tb_m == NULL);
sc->sc_txbuf[*idx].tb_map = sc->sc_txbuf[cur].tb_map;
sc->sc_txbuf[cur].tb_map = map;
sc->sc_txbuf[cur].tb_m = m;
sc->sc_tx_cnt += map->dm_nsegs;
*idx = frag;
return (0);
}
void
dwge_reset(struct dwge_softc *sc)
{
int n;
dwge_stop_dma(sc);
dwge_write(sc, GMAC_BUS_MODE, dwge_read(sc, GMAC_BUS_MODE) |
GMAC_BUS_MODE_SWR);
for (n = 0; n < 30000; n++) {
if ((dwge_read(sc, GMAC_BUS_MODE) &
GMAC_BUS_MODE_SWR) == 0)
return;
delay(10);
}
printf("%s: reset timeout\n", sc->sc_dev.dv_xname);
}
void
dwge_stop_dma(struct dwge_softc *sc)
{
uint32_t dmactrl;
/* Stop DMA. */
dmactrl = dwge_read(sc, GMAC_OP_MODE);
dmactrl &= ~GMAC_OP_MODE_ST;
dmactrl |= GMAC_OP_MODE_FTF;
dwge_write(sc, GMAC_OP_MODE, dmactrl);
}
struct dwge_dmamem *
dwge_dmamem_alloc(struct dwge_softc *sc, bus_size_t size, bus_size_t align)
{
struct dwge_dmamem *tdm;
int nsegs;
tdm = malloc(sizeof(*tdm), M_DEVBUF, M_WAITOK | M_ZERO);
tdm->tdm_size = size;
if (bus_dmamap_create(sc->sc_dmat, size, 1, size, 0,
BUS_DMA_WAITOK | BUS_DMA_ALLOCNOW, &tdm->tdm_map) != 0)
goto tdmfree;
if (bus_dmamem_alloc(sc->sc_dmat, size, align, 0, &tdm->tdm_seg, 1,
&nsegs, BUS_DMA_WAITOK) != 0)
goto destroy;
if (bus_dmamem_map(sc->sc_dmat, &tdm->tdm_seg, nsegs, size,
&tdm->tdm_kva, BUS_DMA_WAITOK | BUS_DMA_COHERENT) != 0)
goto free;
if (bus_dmamap_load(sc->sc_dmat, tdm->tdm_map, tdm->tdm_kva, size,
NULL, BUS_DMA_WAITOK) != 0)
goto unmap;
bzero(tdm->tdm_kva, size);
return (tdm);
unmap:
bus_dmamem_unmap(sc->sc_dmat, tdm->tdm_kva, size);
free:
bus_dmamem_free(sc->sc_dmat, &tdm->tdm_seg, 1);
destroy:
bus_dmamap_destroy(sc->sc_dmat, tdm->tdm_map);
tdmfree:
free(tdm, M_DEVBUF, 0);
return (NULL);
}
void
dwge_dmamem_free(struct dwge_softc *sc, struct dwge_dmamem *tdm)
{
bus_dmamem_unmap(sc->sc_dmat, tdm->tdm_kva, tdm->tdm_size);
bus_dmamem_free(sc->sc_dmat, &tdm->tdm_seg, 1);
bus_dmamap_destroy(sc->sc_dmat, tdm->tdm_map);
free(tdm, M_DEVBUF, 0);
}
struct mbuf *
dwge_alloc_mbuf(struct dwge_softc *sc, bus_dmamap_t map)
{
struct mbuf *m = NULL;
m = MCLGETL(NULL, M_DONTWAIT, MCLBYTES);
if (!m)
return (NULL);
m->m_len = m->m_pkthdr.len = MCLBYTES;
m_adj(m, ETHER_ALIGN);
if (bus_dmamap_load_mbuf(sc->sc_dmat, map, m, BUS_DMA_NOWAIT) != 0) {
printf("%s: could not load mbuf DMA map", DEVNAME(sc));
m_freem(m);
return (NULL);
}
bus_dmamap_sync(sc->sc_dmat, map, 0,
m->m_pkthdr.len, BUS_DMASYNC_PREREAD);
return (m);
}
void
dwge_fill_rx_ring(struct dwge_softc *sc)
{
struct dwge_desc *rxd;
struct dwge_buf *rxb;
u_int slots;
for (slots = if_rxr_get(&sc->sc_rx_ring, DWGE_NRXDESC);
slots > 0; slots--) {
rxb = &sc->sc_rxbuf[sc->sc_rx_prod];
rxb->tb_m = dwge_alloc_mbuf(sc, rxb->tb_map);
if (rxb->tb_m == NULL)
break;
rxd = &sc->sc_rxdesc[sc->sc_rx_prod];
rxd->sd_len = rxb->tb_map->dm_segs[0].ds_len | RDES1_RCH;
rxd->sd_addr = rxb->tb_map->dm_segs[0].ds_addr;
rxd->sd_status = RDES0_OWN;
if (sc->sc_rx_prod == (DWGE_NRXDESC - 1))
sc->sc_rx_prod = 0;
else
sc->sc_rx_prod++;
}
if_rxr_put(&sc->sc_rx_ring, slots);
if (if_rxr_inuse(&sc->sc_rx_ring) == 0)
timeout_add(&sc->sc_rxto, 1);
}
/*
* Allwinner A20/A31.
*/
void
dwge_setup_allwinner(struct dwge_softc *sc)
{
char phy_mode[8];
uint32_t freq;
/* default to RGMII */
OF_getprop(sc->sc_node, "phy-mode", phy_mode, sizeof(phy_mode));
if (strcmp(phy_mode, "mii") == 0)
freq = 25000000;
else
freq = 125000000;
clock_set_frequency(sc->sc_node, "allwinner_gmac_tx", freq);
}
/*
* Rockchip RK3288/RK3399.
*/
/* RK3308 registers */
#define RK3308_GRF_MAC_CON0 0x04a0
#define RK3308_MAC_SPEED_100M ((0x1 << 0) << 16 | (0x1 << 0))
#define RK3308_MAC_SPEED_10M ((0x1 << 0) << 16 | (0x0 << 0))
#define RK3308_INTF_SEL_RMII ((0x1 << 4) << 16 | (0x1 << 4))
/* RK3288 registers */
#define RK3288_GRF_SOC_CON1 0x0248
#define RK3288_GMAC_PHY_INTF_SEL_RGMII ((0x7 << 6) << 16 | (0x1 << 6))
#define RK3288_GMAC_PHY_INTF_SEL_RMII ((0x7 << 6) << 16 | (0x4 << 6))
#define RK3288_RMII_MODE_RMII ((1 << 14) << 16 | (1 << 14))
#define RK3288_RMII_MODE_MII ((1 << 14) << 16 | (0 << 14))
#define RK3288_GMAC_CLK_SEL_125 ((0x3 << 12) << 16 | (0x0 << 12))
#define RK3288_GMAC_CLK_SEL_25 ((0x3 << 12) << 16 | (0x3 << 12))
#define RK3288_GMAC_CLK_SEL_2_5 ((0x3 << 12) << 16 | (0x2 << 12))
#define RK3288_GRF_SOC_CON3 0x0250
#define RK3288_GMAC_RXCLK_DLY_ENA ((1 << 15) << 16 | (1 << 15))
#define RK3288_GMAC_CLK_RX_DL_CFG(val) ((0x7f << 7) << 16 | ((val) << 7))
#define RK3288_GMAC_TXCLK_DLY_ENA ((1 << 14) << 16 | (1 << 14))
#define RK3288_GMAC_CLK_TX_DL_CFG(val) ((0x7f << 0) << 16 | ((val) << 0))
/* RK3328 registers */
#define RK3328_GRF_MAC_CON0 0x0900
#define RK3328_GMAC_CLK_RX_DL_CFG(val) ((0x7f << 7) << 16 | ((val) << 7))
#define RK3328_GMAC_CLK_TX_DL_CFG(val) ((0x7f << 0) << 16 | ((val) << 0))
#define RK3328_GRF_MAC_CON1 0x0904
#define RK3328_GMAC_PHY_INTF_SEL_RGMII ((0x7 << 4) << 16 | (0x1 << 4))
#define RK3328_GMAC_PHY_INTF_SEL_RMII ((0x7 << 4) << 16 | (0x4 << 4))
#define RK3328_RMII_MODE_RMII ((1 << 9) << 16 | (1 << 9))
#define RK3328_RMII_MODE_MII ((1 << 9) << 16 | (0 << 9))
#define RK3328_GMAC_CLK_SEL_125 ((0x3 << 11) << 16 | (0x0 << 11))
#define RK3328_GMAC_CLK_SEL_25 ((0x3 << 11) << 16 | (0x3 << 11))
#define RK3328_GMAC_CLK_SEL_2_5 ((0x3 << 11) << 16 | (0x2 << 11))
#define RK3328_GMAC_RXCLK_DLY_ENA ((1 << 1) << 16 | (1 << 1))
#define RK3328_GMAC_TXCLK_DLY_ENA ((1 << 0) << 16 | (1 << 0))
/* RK3399 registers */
#define RK3399_GRF_SOC_CON5 0xc214
#define RK3399_GMAC_PHY_INTF_SEL_RGMII ((0x7 << 9) << 16 | (0x1 << 9))
#define RK3399_GMAC_PHY_INTF_SEL_RMII ((0x7 << 9) << 16 | (0x4 << 9))
#define RK3399_RMII_MODE_RMII ((1 << 6) << 16 | (1 << 6))
#define RK3399_RMII_MODE_MII ((1 << 6) << 16 | (0 << 6))
#define RK3399_GMAC_CLK_SEL_125 ((0x3 << 4) << 16 | (0x0 << 4))
#define RK3399_GMAC_CLK_SEL_25 ((0x3 << 4) << 16 | (0x3 << 4))
#define RK3399_GMAC_CLK_SEL_2_5 ((0x3 << 4) << 16 | (0x2 << 4))
#define RK3399_GRF_SOC_CON6 0xc218
#define RK3399_GMAC_RXCLK_DLY_ENA ((1 << 15) << 16 | (1 << 15))
#define RK3399_GMAC_CLK_RX_DL_CFG(val) ((0x7f << 8) << 16 | ((val) << 8))
#define RK3399_GMAC_TXCLK_DLY_ENA ((1 << 7) << 16 | (1 << 7))
#define RK3399_GMAC_CLK_TX_DL_CFG(val) ((0x7f << 0) << 16 | ((val) << 0))
void dwge_mii_statchg_rockchip(struct device *);
void
dwge_setup_rockchip(struct dwge_softc *sc)
{
struct regmap *rm;
uint32_t grf;
int tx_delay, rx_delay;
char clock_mode[8];
grf = OF_getpropint(sc->sc_node, "rockchip,grf", 0);
rm = regmap_byphandle(grf);
if (rm == NULL)
return;
clock_set_assigned(sc->sc_node);
clock_enable(sc->sc_node, "mac_clk_rx");
clock_enable(sc->sc_node, "mac_clk_tx");
clock_enable(sc->sc_node, "aclk_mac");
clock_enable(sc->sc_node, "pclk_mac");
tx_delay = OF_getpropint(sc->sc_node, "tx_delay", 0x30);
rx_delay = OF_getpropint(sc->sc_node, "rx_delay", 0x10);
if (OF_is_compatible(sc->sc_node, "rockchip,rk3288-gmac")) {
/* Use RGMII interface. */
regmap_write_4(rm, RK3288_GRF_SOC_CON1,
RK3288_GMAC_PHY_INTF_SEL_RGMII | RK3288_RMII_MODE_MII);
/* Program clock delay lines. */
regmap_write_4(rm, RK3288_GRF_SOC_CON3,
RK3288_GMAC_TXCLK_DLY_ENA | RK3288_GMAC_RXCLK_DLY_ENA |
RK3288_GMAC_CLK_TX_DL_CFG(tx_delay) |
RK3288_GMAC_CLK_RX_DL_CFG(rx_delay));
/* Clock speed bits. */
sc->sc_clk_sel = RK3288_GRF_SOC_CON1;
sc->sc_clk_sel_2_5 = RK3288_GMAC_CLK_SEL_2_5;
sc->sc_clk_sel_25 = RK3288_GMAC_CLK_SEL_25;
sc->sc_clk_sel_125 = RK3288_GMAC_CLK_SEL_125;
} else if (OF_is_compatible(sc->sc_node, "rockchip,rk3308-mac")) {
/* Use RMII interface. */
regmap_write_4(rm, RK3308_GRF_MAC_CON0,
RK3308_INTF_SEL_RMII | RK3308_MAC_SPEED_100M);
/* Adjust MAC clock if necessary. */
OF_getprop(sc->sc_node, "clock_in_out", clock_mode,
sizeof(clock_mode));
if (strcmp(clock_mode, "output") == 0) {
clock_set_frequency(sc->sc_node, "stmmaceth",
50000000);
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_26;
}
/* Clock speed bits. */
sc->sc_clk_sel = RK3308_GRF_MAC_CON0;
sc->sc_clk_sel_2_5 = RK3308_MAC_SPEED_10M;
sc->sc_clk_sel_25 = RK3308_MAC_SPEED_100M;
} else if (OF_is_compatible(sc->sc_node, "rockchip,rk3328-gmac")) {
/* Use RGMII interface. */
regmap_write_4(rm, RK3328_GRF_MAC_CON1,
RK3328_GMAC_PHY_INTF_SEL_RGMII | RK3328_RMII_MODE_MII);
/* Program clock delay lines. */
regmap_write_4(rm, RK3328_GRF_MAC_CON0,
RK3328_GMAC_CLK_TX_DL_CFG(tx_delay) |
RK3328_GMAC_CLK_RX_DL_CFG(rx_delay));
regmap_write_4(rm, RK3328_GRF_MAC_CON1,
RK3328_GMAC_TXCLK_DLY_ENA | RK3328_GMAC_RXCLK_DLY_ENA);
/* Clock speed bits. */
sc->sc_clk_sel = RK3328_GRF_MAC_CON1;
sc->sc_clk_sel_2_5 = RK3328_GMAC_CLK_SEL_2_5;
sc->sc_clk_sel_25 = RK3328_GMAC_CLK_SEL_25;
sc->sc_clk_sel_125 = RK3328_GMAC_CLK_SEL_125;
} else {
/* Use RGMII interface. */
regmap_write_4(rm, RK3399_GRF_SOC_CON5,
RK3399_GMAC_PHY_INTF_SEL_RGMII | RK3399_RMII_MODE_MII);
/* Program clock delay lines. */
regmap_write_4(rm, RK3399_GRF_SOC_CON6,
RK3399_GMAC_TXCLK_DLY_ENA | RK3399_GMAC_RXCLK_DLY_ENA |
RK3399_GMAC_CLK_TX_DL_CFG(tx_delay) |
RK3399_GMAC_CLK_RX_DL_CFG(rx_delay));
/* Clock speed bits. */
sc->sc_clk_sel = RK3399_GRF_SOC_CON5;
sc->sc_clk_sel_2_5 = RK3399_GMAC_CLK_SEL_2_5;
sc->sc_clk_sel_25 = RK3399_GMAC_CLK_SEL_25;
sc->sc_clk_sel_125 = RK3399_GMAC_CLK_SEL_125;
}
sc->sc_mii.mii_statchg = dwge_mii_statchg_rockchip;
}
void
dwge_mii_statchg_rockchip(struct device *self)
{
struct dwge_softc *sc = (void *)self;
struct regmap *rm;
uint32_t grf;
uint32_t gmac_clk_sel = 0;
dwge_mii_statchg(self);
grf = OF_getpropint(sc->sc_node, "rockchip,grf", 0);
rm = regmap_byphandle(grf);
if (rm == NULL)
return;
switch (IFM_SUBTYPE(sc->sc_mii.mii_media_active)) {
case IFM_10_T:
gmac_clk_sel = sc->sc_clk_sel_2_5;
break;
case IFM_100_TX:
gmac_clk_sel = sc->sc_clk_sel_25;
break;
case IFM_1000_T:
gmac_clk_sel = sc->sc_clk_sel_125;
break;
}
regmap_write_4(rm, sc->sc_clk_sel, gmac_clk_sel);
}
|