1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
|
/* $OpenBSD: pinctrl.c,v 1.2 2018/08/27 10:03:35 jsg Exp $ */
/*
* Copyright (c) 2018 Mark Kettenis <kettenis@openbsd.org>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/malloc.h>
#include <machine/intr.h>
#include <machine/bus.h>
#include <machine/fdt.h>
#include <dev/ofw/openfirm.h>
#include <dev/ofw/ofw_misc.h>
#include <dev/ofw/ofw_pinctrl.h>
#include <dev/ofw/fdt.h>
#define HREAD2(sc, reg) \
(bus_space_read_2((sc)->sc_iot, (sc)->sc_ioh, (reg)))
#define HWRITE2(sc, reg, val) \
bus_space_write_2((sc)->sc_iot, (sc)->sc_ioh, (reg), (val))
#define HREAD4(sc, reg) \
(bus_space_read_4((sc)->sc_iot, (sc)->sc_ioh, (reg)))
#define HWRITE4(sc, reg, val) \
bus_space_write_4((sc)->sc_iot, (sc)->sc_ioh, (reg), (val))
struct pinctrl_softc {
struct device sc_dev;
bus_space_tag_t sc_iot;
bus_space_handle_t sc_ioh;
uint32_t sc_reg_width;
uint32_t sc_func_mask;
};
int pinctrl_match(struct device *, void *, void *);
void pinctrl_attach(struct device *, struct device *, void *);
struct cfattach pinctrl_ca = {
sizeof (struct pinctrl_softc), pinctrl_match, pinctrl_attach
};
struct cfdriver pinctrl_cd = {
NULL, "pinctrl", DV_DULL
};
int pinctrl_pinctrl(uint32_t, void *);
int
pinctrl_match(struct device *parent, void *match, void *aux)
{
struct fdt_attach_args *faa = aux;
return OF_is_compatible(faa->fa_node, "pinctrl-single");
}
void
pinctrl_attach(struct device *parent, struct device *self, void *aux)
{
struct pinctrl_softc *sc = (struct pinctrl_softc *)self;
struct fdt_attach_args *faa = aux;
if (faa->fa_nreg < 1) {
printf(": no registers\n");
return;
}
sc->sc_reg_width = OF_getpropint(faa->fa_node,
"pinctrl-single,register-width", 0);
if (sc->sc_reg_width != 16 &&
sc->sc_reg_width != 32) {
printf(": unsupported register width\n");
return;
}
sc->sc_func_mask = OF_getpropint(faa->fa_node,
"pinctrl-single,function-mask", 0);
if (sc->sc_func_mask == 0) {
printf(": bogus function mask\n");
return;
}
sc->sc_iot = faa->fa_iot;
if (bus_space_map(sc->sc_iot, faa->fa_reg[0].addr,
faa->fa_reg[0].size, 0, &sc->sc_ioh)) {
printf(": can't map registers\n");
return;
}
pinctrl_register(faa->fa_node, pinctrl_pinctrl, sc);
printf("\n");
}
int
pinctrl_pinctrl(uint32_t phandle, void *cookie)
{
struct pinctrl_softc *sc = cookie;
uint32_t *pins;
int node, len, i;
node = OF_getnodebyphandle(phandle);
if (node == 0)
return -1;
len = OF_getproplen(node, "pinctrl-single,pins");
if (len <= 0)
return -1;
pins = malloc(len, M_TEMP, M_WAITOK);
OF_getpropintarray(node, "pinctrl-single,pins", pins, len);
for (i = 0; i < len / sizeof(uint32_t); i += 2) {
if (sc->sc_reg_width == 16) {
uint16_t reg = pins[i];
uint16_t func = pins[i + 1];
uint16_t val;
val = HREAD2(sc, reg);
val &= ~sc->sc_func_mask;
val |= (func & sc->sc_func_mask);
HWRITE2(sc, reg, val);
break;
} else if (sc->sc_reg_width == 32) {
uint32_t reg = pins[i];
uint32_t func = pins[i + 1];
uint32_t val;
val = HREAD4(sc, reg);
val &= ~sc->sc_func_mask;
val |= (func & sc->sc_func_mask);
HWRITE4(sc, reg, val);
break;
}
}
free(pins, M_TEMP, len);
return 0;
}
|
