1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
|
/* $OpenBSD: qcrtc.c,v 1.2 2023/01/16 20:12:38 patrick Exp $ */
/*
* Copyright (c) 2022 Patrick Wildt <patrick@blueri.se>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <machine/bus.h>
#include <machine/fdt.h>
#include <dev/fdt/spmivar.h>
#include <dev/ofw/openfirm.h>
#include <dev/ofw/fdt.h>
#include <dev/clock_subr.h>
/* Registers. */
#define RTC_WRITE 0x40
#define RTC_CTRL 0x46
#define RTC_CTRL_EN (1U << 7)
#define RTC_READ 0x48
struct qcrtc_softc {
struct device sc_dev;
int sc_node;
spmi_tag_t sc_tag;
int8_t sc_sid;
uint16_t sc_addr;
struct todr_chip_handle sc_todr;
};
int qcrtc_match(struct device *, void *, void *);
void qcrtc_attach(struct device *, struct device *, void *);
const struct cfattach qcrtc_ca = {
sizeof (struct qcrtc_softc), qcrtc_match, qcrtc_attach
};
struct cfdriver qcrtc_cd = {
NULL, "qcrtc", DV_DULL
};
int qcrtc_gettime(struct todr_chip_handle *, struct timeval *);
int qcrtc_settime(struct todr_chip_handle *, struct timeval *);
void qcrtc_tick(void *);
extern int qcscm_uefi_rtc_get(uint32_t *);
extern int qcscm_uefi_rtc_set(uint32_t);
int
qcrtc_match(struct device *parent, void *match, void *aux)
{
struct spmi_attach_args *saa = aux;
return OF_is_compatible(saa->sa_node, "qcom,pmk8350-rtc");
}
void
qcrtc_attach(struct device *parent, struct device *self, void *aux)
{
struct qcrtc_softc *sc = (struct qcrtc_softc *)self;
struct spmi_attach_args *saa = aux;
uint32_t reg[2];
if (OF_getpropintarray(saa->sa_node, "reg",
reg, sizeof(reg)) != sizeof(reg)) {
printf(": can't find registers\n");
return;
}
sc->sc_node = saa->sa_node;
sc->sc_tag = saa->sa_tag;
sc->sc_sid = saa->sa_sid;
sc->sc_addr = reg[0];
printf("\n");
sc->sc_todr.cookie = sc;
sc->sc_todr.todr_gettime = qcrtc_gettime;
sc->sc_todr.todr_settime = qcrtc_settime;
sc->sc_todr.todr_quality = 0;
todr_attach(&sc->sc_todr);
}
int
qcrtc_gettime(struct todr_chip_handle *handle, struct timeval *tv)
{
struct qcrtc_softc *sc = handle->cookie;
uint32_t reg, off;
int error;
/* Read current counting RTC value. */
error = spmi_cmd_read(sc->sc_tag, sc->sc_sid, SPMI_CMD_EXT_READL,
sc->sc_addr + RTC_READ, ®, sizeof(reg));
if (error) {
printf("%s: error reading RTC\n", sc->sc_dev.dv_xname);
return error;
}
/* Retrieve RTC offset stored in UEFI. */
if (qcscm_uefi_rtc_get(&off) != 0)
return EIO;
/* Add RTC counter and 10y+1w to get seconds from epoch. */
tv->tv_sec = off + (reg + (10 * 365 * 86400 + 7 * 86400));
tv->tv_usec = 0;
return 0;
}
int
qcrtc_settime(struct todr_chip_handle *handle, struct timeval *tv)
{
struct qcrtc_softc *sc = handle->cookie;
uint32_t reg, off;
int error;
error = spmi_cmd_read(sc->sc_tag, sc->sc_sid, SPMI_CMD_EXT_READL,
sc->sc_addr + RTC_READ, ®, sizeof(reg));
if (error) {
printf("%s: error reading RTC\n", sc->sc_dev.dv_xname);
return error;
}
/* Subtract RTC counter and 10y+1w to get offset for UEFI. */
off = tv->tv_sec - (reg + (10 * 365 * 86400 + 7 * 86400));
/* Store offset in UEFI. */
return qcscm_uefi_rtc_set(off);
}
|
