1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
|
/* Public Domain */
/*
* Clocks Signals
*/
/* A10/A20 */
#define A10_CLK_HOSC 1
#define A10_CLK_PLL_CORE 2
#define A10_CLK_PLL_PERIPH_BASE 14
#define A10_CLK_PLL_PERIPH 15
#define A10_CLK_CPU 20
#define A10_CLK_AXI 21
#define A10_CLK_AHB 23
#define A10_CLK_APB1 25
#define A10_CLK_AHB_EHCI0 27
#define A10_CLK_AHB_OHCI0 28
#define A10_CLK_AHB_EHCI1 29
#define A10_CLK_AHB_OHCI1 30
#define A10_CLK_AHB_MMC0 34
#define A10_CLK_AHB_MMC1 35
#define A10_CLK_AHB_MMC2 36
#define A10_CLK_AHB_MMC3 37
#define A10_CLK_AHB_EMAC 42
#define A10_CLK_AHB_SATA 49
#define A10_CLK_AHB_GMAC 66
#define A10_CLK_APB0_PIO 74
#define A10_CLK_APB1_I2C0 79
#define A10_CLK_APB1_I2C1 80
#define A10_CLK_APB1_I2C2 81
#define A10_CLK_APB1_I2C3 82
#define A10_CLK_APB1_I2C4 87
#define A10_CLK_APB1_UART0 88
#define A10_CLK_APB1_UART1 89
#define A10_CLK_APB1_UART2 90
#define A10_CLK_APB1_UART3 91
#define A10_CLK_APB1_UART4 92
#define A10_CLK_APB1_UART5 93
#define A10_CLK_APB1_UART6 94
#define A10_CLK_APB1_UART7 95
#define A10_CLK_MMC0 98
#define A10_CLK_MMC1 101
#define A10_CLK_MMC2 104
#define A10_CLK_MMC3 107
#define A10_CLK_SATA 122
#define A10_CLK_USB_OHCI0 123
#define A10_CLK_USB_OHCI1 124
#define A10_CLK_USB_PHY 125
#define A10_CLK_LOSC 254
struct sxiccmu_ccu_bit sun4i_a10_gates[] = {
[A10_CLK_AHB_EHCI0] = { 0x0060, 1 },
[A10_CLK_AHB_OHCI0] = { 0x0060, 2 },
[A10_CLK_AHB_EHCI1] = { 0x0060, 3 },
[A10_CLK_AHB_OHCI1] = { 0x0060, 4 },
[A10_CLK_AHB_MMC0] = { 0x0060, 8 },
[A10_CLK_AHB_MMC1] = { 0x0060, 9 },
[A10_CLK_AHB_MMC2] = { 0x0060, 10 },
[A10_CLK_AHB_MMC3] = { 0x0060, 11 },
[A10_CLK_AHB_EMAC] = { 0x0060, 17 },
[A10_CLK_AHB_SATA] = { 0x0060, 25 },
[A10_CLK_AHB_GMAC] = { 0x0064, 17, A10_CLK_AHB },
[A10_CLK_APB0_PIO] = { 0x0068, 5 },
[A10_CLK_APB1_I2C0] = { 0x006c, 0, A10_CLK_APB1 },
[A10_CLK_APB1_I2C1] = { 0x006c, 1, A10_CLK_APB1 },
[A10_CLK_APB1_I2C2] = { 0x006c, 2, A10_CLK_APB1 },
[A10_CLK_APB1_I2C3] = { 0x006c, 3, A10_CLK_APB1 },
[A10_CLK_APB1_I2C4] = { 0x006c, 15, A10_CLK_APB1 },
[A10_CLK_APB1_UART0] = { 0x006c, 16, A10_CLK_APB1 },
[A10_CLK_APB1_UART1] = { 0x006c, 17, A10_CLK_APB1 },
[A10_CLK_APB1_UART2] = { 0x006c, 18, A10_CLK_APB1 },
[A10_CLK_APB1_UART3] = { 0x006c, 19, A10_CLK_APB1 },
[A10_CLK_APB1_UART4] = { 0x006c, 20, A10_CLK_APB1 },
[A10_CLK_APB1_UART5] = { 0x006c, 21, A10_CLK_APB1 },
[A10_CLK_APB1_UART6] = { 0x006c, 22, A10_CLK_APB1 },
[A10_CLK_APB1_UART7] = { 0x006c, 23, A10_CLK_APB1 },
[A10_CLK_MMC0] = { 0x0088, 31 },
[A10_CLK_MMC1] = { 0x008c, 31 },
[A10_CLK_MMC2] = { 0x0090, 31 },
[A10_CLK_MMC3] = { 0x0094, 31 },
[A10_CLK_SATA] = { 0x00c8, 31 },
[A10_CLK_USB_OHCI0] = { 0x00cc, 6 },
[A10_CLK_USB_OHCI1] = { 0x00cc, 7 },
[A10_CLK_USB_PHY] = { 0x00cc, 8 },
};
/* A23/A33 */
#define A23_CLK_PLL_PERIPH 10
#define A23_CLK_AXI 19
#define A23_CLK_AHB1 20
#define A23_CLK_APB1 21
#define A23_CLK_APB2 22
#define A23_CLK_BUS_MMC0 26
#define A23_CLK_BUS_MMC1 27
#define A23_CLK_BUS_MMC2 28
#define A23_CLK_BUS_EHCI 35
#define A23_CLK_BUS_OHCI 36
#define A23_CLK_BUS_PIO 48
#define A23_CLK_BUS_I2C0 51
#define A23_CLK_BUS_I2C1 52
#define A23_CLK_BUS_I2C2 53
#define A23_CLK_BUS_UART0 54
#define A23_CLK_BUS_UART1 55
#define A23_CLK_BUS_UART2 56
#define A23_CLK_BUS_UART3 57
#define A23_CLK_BUS_UART4 58
#define A23_CLK_MMC0 60
#define A23_CLK_MMC1 63
#define A23_CLK_MMC2 66
#define A23_CLK_USB_OHCI 78
struct sxiccmu_ccu_bit sun8i_a23_gates[] = {
[A23_CLK_BUS_MMC0] = { 0x0060, 8 },
[A23_CLK_BUS_MMC1] = { 0x0060, 9 },
[A23_CLK_BUS_MMC2] = { 0x0060, 10 },
[A23_CLK_BUS_EHCI] = { 0x0060, 26 },
[A23_CLK_BUS_OHCI] = { 0x0060, 29 },
[A23_CLK_BUS_PIO] = { 0x0068, 5 },
[A23_CLK_BUS_I2C0] = { 0x006c, 0, A23_CLK_APB2 },
[A23_CLK_BUS_I2C1] = { 0x006c, 1, A23_CLK_APB2 },
[A23_CLK_BUS_I2C2] = { 0x006c, 2, A23_CLK_APB2 },
[A23_CLK_BUS_UART0] = { 0x006c, 16, A23_CLK_APB2 },
[A23_CLK_BUS_UART1] = { 0x006c, 17, A23_CLK_APB2 },
[A23_CLK_BUS_UART2] = { 0x006c, 18, A23_CLK_APB2 },
[A23_CLK_BUS_UART3] = { 0x006c, 19, A23_CLK_APB2 },
[A23_CLK_BUS_UART4] = { 0x006c, 20, A23_CLK_APB2 },
[A23_CLK_MMC0] = { 0x0088, 31 },
[A23_CLK_MMC1] = { 0x008c, 31 },
[A23_CLK_MMC2] = { 0x0090, 31 },
[A23_CLK_USB_OHCI] = { 0x00cc, 16 },
};
/* A64 */
#define A64_CLK_PLL_CPUX 1
#define A64_CLK_PLL_PERIPH0 11
#define A64_CLK_PLL_PERIPH0_2X 12
#define A64_CLK_CPUX 21
#define A64_CLK_AXI 22
#define A64_CLK_APB 23
#define A64_CLK_AHB1 24
#define A64_CLK_APB1 25
#define A64_CLK_APB2 26
#define A64_CLK_AHB2 27
#define A64_CLK_BUS_MMC0 31
#define A64_CLK_BUS_MMC1 32
#define A64_CLK_BUS_MMC2 33
#define A64_CLK_BUS_EMAC 36
#define A64_CLK_BUS_EHCI0 42
#define A64_CLK_BUS_EHCI1 43
#define A64_CLK_BUS_OHCI0 44
#define A64_CLK_BUS_OHCI1 45
#define A64_CLK_BUS_PIO 58
#define A64_CLK_BUS_THS 59
#define A64_CLK_BUS_I2C0 63
#define A64_CLK_BUS_I2C1 64
#define A64_CLK_BUS_I2C2 65
#define A64_CLK_BUS_UART0 67
#define A64_CLK_BUS_UART1 68
#define A64_CLK_BUS_UART2 69
#define A64_CLK_BUS_UART3 70
#define A64_CLK_BUS_UART4 71
#define A64_CLK_THS 73
#define A64_CLK_MMC0 75
#define A64_CLK_MMC1 76
#define A64_CLK_MMC2 77
#define A64_CLK_USB_OHCI0 91
#define A64_CLK_USB_OHCI1 93
#define A64_CLK_USB_PHY0 86
#define A64_CLK_USB_PHY1 87
#define A64_CLK_LOSC 254
#define A64_CLK_HOSC 253
struct sxiccmu_ccu_bit sun50i_a64_gates[] = {
[A64_CLK_PLL_PERIPH0] = { 0x0028, 31 },
[A64_CLK_BUS_MMC0] = { 0x0060, 8 },
[A64_CLK_BUS_MMC1] = { 0x0060, 9 },
[A64_CLK_BUS_MMC2] = { 0x0060, 10 },
[A64_CLK_BUS_EMAC] = { 0x0060, 17, A64_CLK_AHB2 },
[A64_CLK_BUS_EHCI0] = { 0x0060, 24 },
[A64_CLK_BUS_EHCI1] = { 0x0060, 25 },
[A64_CLK_BUS_OHCI0] = { 0x0060, 28 },
[A64_CLK_BUS_OHCI1] = { 0x0060, 29 },
[A64_CLK_BUS_PIO] = { 0x0068, 5 },
[A64_CLK_BUS_THS] = { 0x0068, 8 },
[A64_CLK_BUS_I2C0] = { 0x006c, 0, A64_CLK_APB2 },
[A64_CLK_BUS_I2C1] = { 0x006c, 1, A64_CLK_APB2 },
[A64_CLK_BUS_I2C2] = { 0x006c, 2, A64_CLK_APB2 },
[A64_CLK_BUS_UART0] = { 0x006c, 16, A64_CLK_APB2 },
[A64_CLK_BUS_UART1] = { 0x006c, 17, A64_CLK_APB2 },
[A64_CLK_BUS_UART2] = { 0x006c, 18, A64_CLK_APB2 },
[A64_CLK_BUS_UART3] = { 0x006c, 19, A64_CLK_APB2 },
[A64_CLK_BUS_UART4] = { 0x006c, 20, A64_CLK_APB2 },
[A64_CLK_THS] = { 0x0074, 31 },
[A64_CLK_MMC0] = { 0x0088, 31 },
[A64_CLK_MMC1] = { 0x008c, 31 },
[A64_CLK_MMC2] = { 0x0090, 31 },
[A64_CLK_USB_OHCI0] = { 0x00cc, 16 },
[A64_CLK_USB_OHCI1] = { 0x00cc, 17 },
[A64_CLK_USB_PHY0] = { 0x00cc, 8 },
[A64_CLK_USB_PHY1] = { 0x00cc, 9 },
};
/* A80 */
#define A80_CLK_PLL_PERIPH0 3
#define A80_CLK_PLL_PERIPH1 11
#define A80_CLK_GTBUS 18
#define A80_CLK_AHB1 20
#define A80_CLK_APB1 23
#define A80_CLK_MMC0 33
#define A80_CLK_MMC1 36
#define A80_CLK_MMC2 39
#define A80_CLK_MMC3 42
#define A80_CLK_BUS_MMC 84
#define A80_CLK_BUS_USB 96
#define A80_CLK_BUS_GMAC 97
#define A80_CLK_BUS_PIO 111
#define A80_CLK_BUS_I2C0 119
#define A80_CLK_BUS_I2C1 120
#define A80_CLK_BUS_I2C2 121
#define A80_CLK_BUS_I2C3 122
#define A80_CLK_BUS_I2C4 123
#define A80_CLK_BUS_UART0 124
#define A80_CLK_BUS_UART1 125
#define A80_CLK_BUS_UART2 126
#define A80_CLK_BUS_UART3 127
#define A80_CLK_BUS_UART4 128
#define A80_CLK_BUS_UART5 129
struct sxiccmu_ccu_bit sun9i_a80_gates[] = {
[A80_CLK_MMC0] = { 0x0410, 31 },
[A80_CLK_MMC1] = { 0x0414, 31 },
[A80_CLK_MMC2] = { 0x0418, 31 },
[A80_CLK_MMC3] = { 0x041c, 31 }, /* Undocumented */
[A80_CLK_BUS_MMC] = { 0x0580, 8 },
[A80_CLK_BUS_GMAC] = { 0x0584, 17, A80_CLK_AHB1 },
[A80_CLK_BUS_USB] = { 0x0584, 1 },
[A80_CLK_BUS_PIO] = { 0x0590, 5 },
[A80_CLK_BUS_I2C0] = { 0x0594, 0, A80_CLK_APB1 },
[A80_CLK_BUS_I2C1] = { 0x0594, 1, A80_CLK_APB1 },
[A80_CLK_BUS_I2C2] = { 0x0594, 2, A80_CLK_APB1 },
[A80_CLK_BUS_I2C3] = { 0x0594, 3, A80_CLK_APB1 },
[A80_CLK_BUS_I2C4] = { 0x0594, 4, A80_CLK_APB1 },
[A80_CLK_BUS_UART0] = { 0x0594, 16, A80_CLK_APB1 },
[A80_CLK_BUS_UART1] = { 0x0594, 17, A80_CLK_APB1 },
[A80_CLK_BUS_UART2] = { 0x0594, 18, A80_CLK_APB1 },
[A80_CLK_BUS_UART3] = { 0x0594, 19, A80_CLK_APB1 },
[A80_CLK_BUS_UART4] = { 0x0594, 20, A80_CLK_APB1 },
[A80_CLK_BUS_UART5] = { 0x0594, 21, A80_CLK_APB1 },
};
#define A80_USB_CLK_HCI0 0
#define A80_USB_CLK_OHCI0 1
#define A80_USB_CLK_HCI1 2
#define A80_USB_CLK_HCI2 3
#define A80_USB_CLK_OHCI2 4
#define A80_USB_CLK_HCI0_PHY 5
#define A80_USB_CLK_HCI1_HSIC 6
#define A80_USB_CLK_HCI1_PHY 7
#define A80_USB_CLK_HCI2_HSIC 8
#define A80_USB_CLK_HCI2_UTMIPHY 9
#define A80_USB_CLK_HCI1_HSIC_12M 10
struct sxiccmu_ccu_bit sun9i_a80_usb_gates[] = {
[A80_USB_CLK_HCI0] = { 0x0000, 1 },
[A80_USB_CLK_OHCI0] = { 0x0000, 2 },
[A80_USB_CLK_HCI1] = { 0x0000, 3 },
[A80_USB_CLK_HCI2] = { 0x0000, 5 },
[A80_USB_CLK_OHCI2] = { 0x0000, 6 },
[A80_USB_CLK_HCI0_PHY] = { 0x0004, 1 },
[A80_USB_CLK_HCI1_HSIC] = { 0x0004, 2 },
[A80_USB_CLK_HCI1_PHY] = { 0x0004, 3 }, /* Undocumented */
[A80_USB_CLK_HCI2_HSIC] = { 0x0004, 4 },
[A80_USB_CLK_HCI2_UTMIPHY] = { 0x0004, 5 },
[A80_USB_CLK_HCI1_HSIC_12M] = { 0x0004, 10 },
};
struct sxiccmu_ccu_bit sun9i_a80_mmc_gates[] = {
{ 0x0000, 16 },
{ 0x0004, 16 },
{ 0x0008, 16 },
{ 0x000c, 16 },
};
/* H3/H5 */
#define H3_CLK_PLL_CPUX 0
#define H3_CLK_PLL_PERIPH0 9
#define H3_CLK_CPUX 14
#define H3_CLK_AXI 15
#define H3_CLK_AHB1 16
#define H3_CLK_APB1 17
#define H3_CLK_APB2 18
#define H3_CLK_AHB2 19
#define H3_CLK_BUS_MMC0 22
#define H3_CLK_BUS_MMC1 23
#define H3_CLK_BUS_MMC2 24
#define H3_CLK_BUS_EMAC 27
#define H3_CLK_BUS_EHCI0 33
#define H3_CLK_BUS_EHCI1 34
#define H3_CLK_BUS_EHCI2 35
#define H3_CLK_BUS_EHCI3 36
#define H3_CLK_BUS_OHCI0 37
#define H3_CLK_BUS_OHCI1 38
#define H3_CLK_BUS_OHCI2 39
#define H3_CLK_BUS_OHCI3 40
#define H3_CLK_BUS_PIO 54
#define H3_CLK_BUS_THS 55
#define H3_CLK_BUS_I2C0 59
#define H3_CLK_BUS_I2C1 60
#define H3_CLK_BUS_I2C2 61
#define H3_CLK_BUS_UART0 62
#define H3_CLK_BUS_UART1 63
#define H3_CLK_BUS_UART2 64
#define H3_CLK_BUS_UART3 65
#define H3_CLK_BUS_EPHY 67
#define H3_CLK_THS 69
#define H3_CLK_MMC0 71
#define H3_CLK_MMC1 74
#define H3_CLK_MMC2 77
#define H3_CLK_USB_PHY0 88
#define H3_CLK_USB_PHY1 89
#define H3_CLK_USB_PHY2 90
#define H3_CLK_USB_PHY3 91
#define H3_CLK_USB_OHCI0 92
#define H3_CLK_USB_OHCI1 93
#define H3_CLK_USB_OHCI2 94
#define H3_CLK_USB_OHCI3 95
#define H3_CLK_LOSC 254
#define H3_CLK_HOSC 253
struct sxiccmu_ccu_bit sun8i_h3_gates[] = {
[H3_CLK_PLL_PERIPH0] = { 0x0028, 31 },
[H3_CLK_BUS_MMC0] = { 0x0060, 8 },
[H3_CLK_BUS_MMC1] = { 0x0060, 9 },
[H3_CLK_BUS_MMC2] = { 0x0060, 10 },
[H3_CLK_BUS_EMAC] = { 0x0060, 17, H3_CLK_AHB2 },
[H3_CLK_BUS_EHCI0] = { 0x0060, 24 },
[H3_CLK_BUS_EHCI1] = { 0x0060, 25 },
[H3_CLK_BUS_EHCI2] = { 0x0060, 26 },
[H3_CLK_BUS_EHCI3] = { 0x0060, 27 },
[H3_CLK_BUS_OHCI0] = { 0x0060, 28 },
[H3_CLK_BUS_OHCI1] = { 0x0060, 29 },
[H3_CLK_BUS_OHCI2] = { 0x0060, 30 },
[H3_CLK_BUS_OHCI3] = { 0x0060, 31 },
[H3_CLK_BUS_PIO] = { 0x0068, 5 },
[H3_CLK_BUS_THS] = { 0x0068, 8 },
[H3_CLK_BUS_I2C0] = { 0x006c, 0, H3_CLK_APB2 },
[H3_CLK_BUS_I2C1] = { 0x006c, 1, H3_CLK_APB2 },
[H3_CLK_BUS_I2C2] = { 0x006c, 2, H3_CLK_APB2 },
[H3_CLK_BUS_UART0] = { 0x006c, 16, H3_CLK_APB2 },
[H3_CLK_BUS_UART1] = { 0x006c, 17, H3_CLK_APB2 },
[H3_CLK_BUS_UART2] = { 0x006c, 18, H3_CLK_APB2 },
[H3_CLK_BUS_UART3] = { 0x006c, 19, H3_CLK_APB2 },
[H3_CLK_BUS_EPHY] = { 0x0070, 0 },
[H3_CLK_THS] = { 0x0074, 31 },
[H3_CLK_MMC0] = { 0x0088, 31 },
[H3_CLK_MMC1] = { 0x008c, 31 },
[H3_CLK_MMC2] = { 0x0090, 31 },
[H3_CLK_USB_PHY0] = { 0x00cc, 8 },
[H3_CLK_USB_PHY1] = { 0x00cc, 9 },
[H3_CLK_USB_PHY2] = { 0x00cc, 10 },
[H3_CLK_USB_PHY3] = { 0x00cc, 11 },
[H3_CLK_USB_OHCI0] = { 0x00cc, 16 },
[H3_CLK_USB_OHCI1] = { 0x00cc, 17 },
[H3_CLK_USB_OHCI2] = { 0x00cc, 18 },
[H3_CLK_USB_OHCI3] = { 0x00cc, 19 },
};
#define H3_R_CLK_AHB0 1
#define H3_R_CLK_APB0 2
#define H3_R_CLK_APB0_PIO 3
#define H3_R_CLK_APB0_RSB 6
#define H3_R_CLK_APB0_I2C 9
struct sxiccmu_ccu_bit sun8i_h3_r_gates[] = {
[H3_R_CLK_APB0_PIO] = { 0x0028, 0 },
[H3_R_CLK_APB0_RSB] = { 0x0028, 3, H3_R_CLK_APB0 },
[H3_R_CLK_APB0_I2C] = { 0x0028, 6, H3_R_CLK_APB0 },
};
/* H6 */
#define H6_CLK_PLL_PERIPH0 3
#define H6_CLK_PLL_PERIPH0_2X 4
#define H6_CLK_APB1 26
#define H6_CLK_APB2 27
#define H6_CLK_MMC0 64
#define H6_CLK_MMC1 65
#define H6_CLK_MMC2 66
#define H6_CLK_BUS_MMC0 67
#define H6_CLK_BUS_MMC1 68
#define H6_CLK_BUS_MMC2 69
#define H6_CLK_BUS_UART0 70
#define H6_CLK_BUS_UART1 71
#define H6_CLK_BUS_UART2 72
#define H6_CLK_BUS_UART3 73
#define H6_CLK_USB_OHCI0 104
#define H6_CLK_USB_OHCI3 107
#define H6_CLK_BUS_OHCI0 111
#define H6_CLK_BUS_OHCI3 112
#define H6_CLK_BUS_EHCI0 113
#define H6_CLK_BUS_EHCI3 115
struct sxiccmu_ccu_bit sun50i_h6_gates[] = {
[H6_CLK_PLL_PERIPH0] = { 0x0020, 31 },
[H6_CLK_APB1] = { 0xffff, 0xff },
[H6_CLK_MMC0] = { 0x0830, 31 },
[H6_CLK_MMC1] = { 0x0834, 31 },
[H6_CLK_MMC2] = { 0x0838, 31 },
[H6_CLK_BUS_MMC0] = { 0x084c, 0 },
[H6_CLK_BUS_MMC1] = { 0x084c, 1 },
[H6_CLK_BUS_MMC2] = { 0x084c, 2 },
[H6_CLK_BUS_UART0] = { 0x090c, 0, H6_CLK_APB2 },
[H6_CLK_BUS_UART1] = { 0x090c, 1, H6_CLK_APB2 },
[H6_CLK_BUS_UART2] = { 0x090c, 2, H6_CLK_APB2 },
[H6_CLK_BUS_UART3] = { 0x090c, 3, H6_CLK_APB2 },
[H6_CLK_USB_OHCI0] = { 0x0a70, 31 },
[H6_CLK_USB_OHCI3] = { 0x0a7c, 31 },
[H6_CLK_BUS_OHCI0] = { 0x0a8c, 0 },
[H6_CLK_BUS_OHCI3] = { 0x0a8c, 3 },
[H6_CLK_BUS_EHCI0] = { 0x0a8c, 4 },
[H6_CLK_BUS_EHCI3] = { 0x0a8c, 7 },
};
#define H6_R_CLK_APB1 2
#define H6_R_CLK_APB2 3
#define H6_R_CLK_APB2_I2C 8
struct sxiccmu_ccu_bit sun50i_h6_r_gates[] = {
[H6_R_CLK_APB1] = { 0xffff, 0xff },
[H6_R_CLK_APB2_I2C] = { 0x019c, 1, H6_R_CLK_APB2 },
};
/* R40 */
#define R40_CLK_PLL_PERIPH0 11
#define R40_CLK_PLL_PERIPH0_2X 13
#define R40_CLK_AXI 25
#define R40_CLK_AHB1 26
#define R40_CLK_APB2 28
#define R40_CLK_BUS_MMC0 32
#define R40_CLK_BUS_MMC1 33
#define R40_CLK_BUS_MMC2 34
#define R40_CLK_BUS_MMC3 35
#define R40_CLK_BUS_SATA 45
#define R40_CLK_BUS_EHCI0 47
#define R40_CLK_BUS_EHCI1 48
#define R40_CLK_BUS_EHCI2 49
#define R40_CLK_BUS_OHCI0 50
#define R40_CLK_BUS_OHCI1 51
#define R40_CLK_BUS_OHCI2 52
#define R40_CLK_BUS_GMAC 64
#define R40_CLK_BUS_PIO 79
#define R40_CLK_BUS_THS 82
#define R40_CLK_BUS_I2C0 87
#define R40_CLK_BUS_I2C1 88
#define R40_CLK_BUS_I2C2 89
#define R40_CLK_BUS_I2C3 90
#define R40_CLK_BUS_I2C4 95
#define R40_CLK_BUS_UART0 96
#define R40_CLK_BUS_UART1 97
#define R40_CLK_BUS_UART2 98
#define R40_CLK_BUS_UART3 99
#define R40_CLK_BUS_UART4 100
#define R40_CLK_BUS_UART5 101
#define R40_CLK_BUS_UART6 102
#define R40_CLK_BUS_UART7 103
#define R40_CLK_THS 105
#define R40_CLK_MMC0 107
#define R40_CLK_MMC1 108
#define R40_CLK_MMC2 109
#define R40_CLK_MMC3 110
#define R40_CLK_SATA 123
#define R40_CLK_USB_PHY0 124
#define R40_CLK_USB_PHY1 125
#define R40_CLK_USB_PHY2 126
#define R40_CLK_USB_OHCI0 127
#define R40_CLK_USB_OHCI1 128
#define R40_CLK_USB_OHCI2 129
#define R40_CLK_HOSC 253
#define R40_CLK_LOSC 254
struct sxiccmu_ccu_bit sun8i_r40_gates[] = {
[R40_CLK_BUS_MMC0] = { 0x0060, 8 },
[R40_CLK_BUS_MMC1] = { 0x0060, 9 },
[R40_CLK_BUS_MMC2] = { 0x0060, 10 },
[R40_CLK_BUS_MMC3] = { 0x0060, 11 },
[R40_CLK_BUS_SATA] = { 0x0060, 24 },
[R40_CLK_BUS_EHCI0] = { 0x0060, 26 },
[R40_CLK_BUS_EHCI1] = { 0x0060, 27 },
[R40_CLK_BUS_EHCI2] = { 0x0060, 28 },
[R40_CLK_BUS_OHCI0] = { 0x0060, 29 },
[R40_CLK_BUS_OHCI1] = { 0x0060, 30 },
[R40_CLK_BUS_OHCI2] = { 0x0060, 31 },
[R40_CLK_BUS_GMAC] = { 0x0064, 17, R40_CLK_AHB1 },
[R40_CLK_BUS_PIO] = { 0x0068, 5 },
[R40_CLK_BUS_THS] = { 0x0068, 8 },
[R40_CLK_BUS_I2C0] = { 0x006c, 0, R40_CLK_APB2 },
[R40_CLK_BUS_I2C1] = { 0x006c, 1, R40_CLK_APB2 },
[R40_CLK_BUS_I2C2] = { 0x006c, 2, R40_CLK_APB2 },
[R40_CLK_BUS_I2C3] = { 0x006c, 3, R40_CLK_APB2 },
[R40_CLK_BUS_I2C4] = { 0x006c, 15, R40_CLK_APB2 },
[R40_CLK_BUS_UART0] = { 0x006c, 16, R40_CLK_APB2 },
[R40_CLK_BUS_UART1] = { 0x006c, 17, R40_CLK_APB2 },
[R40_CLK_BUS_UART2] = { 0x006c, 18, R40_CLK_APB2 },
[R40_CLK_BUS_UART3] = { 0x006c, 19, R40_CLK_APB2 },
[R40_CLK_BUS_UART4] = { 0x006c, 20, R40_CLK_APB2 },
[R40_CLK_BUS_UART5] = { 0x006c, 21, R40_CLK_APB2 },
[R40_CLK_BUS_UART6] = { 0x006c, 22, R40_CLK_APB2 },
[R40_CLK_BUS_UART7] = { 0x006c, 23, R40_CLK_APB2 },
[R40_CLK_THS] = { 0x0074, 31 },
[R40_CLK_MMC0] = { 0x0088, 31 },
[R40_CLK_MMC1] = { 0x008c, 31 },
[R40_CLK_MMC2] = { 0x0090, 31 },
[R40_CLK_MMC3] = { 0x0094, 31 },
[R40_CLK_SATA] = { 0x00c8, 31 },
[R40_CLK_USB_PHY0] = { 0x00cc, 8 },
[R40_CLK_USB_PHY1] = { 0x00cc, 9 },
[R40_CLK_USB_PHY2] = { 0x00cc, 10 },
[R40_CLK_USB_OHCI0] = { 0x00cc, 16 },
[R40_CLK_USB_OHCI1] = { 0x00cc, 17 },
[R40_CLK_USB_OHCI2] = { 0x00cc, 18 },
};
/* V3s */
#define V3S_CLK_PLL_PERIPH0 9
#define V3S_CLK_AXI 15
#define V3S_CLK_AHB1 16
#define V3S_CLK_APB2 18
#define V3S_CLK_AHB2 19
#define V3S_CLK_BUS_MMC0 22
#define V3S_CLK_BUS_MMC1 23
#define V3S_CLK_BUS_MMC2 24
#define V3S_CLK_BUS_EMAC 26
#define V3S_CLK_BUS_EHCI0 30
#define V3S_CLK_BUS_OHCI0 31
#define V3S_CLK_BUS_PIO 37
#define V3S_CLK_BUS_I2C0 38
#define V3S_CLK_BUS_I2C1 39
#define V3S_CLK_BUS_UART0 40
#define V3S_CLK_BUS_UART1 41
#define V3S_CLK_BUS_UART2 42
#define V3S_CLK_BUS_EPHY 43
#define V3S_CLK_MMC0 45
#define V3S_CLK_MMC1 48
#define V3S_CLK_MMC2 51
#define V3S_CLK_USB_PHY0 56
#define V3S_CLK_USB_OHCI0 57
#define V3S_CLK_LOSC 254
#define V3S_CLK_HOSC 253
struct sxiccmu_ccu_bit sun8i_v3s_gates[] = {
[V3S_CLK_BUS_OHCI0] = { 0x0060, 29 },
[V3S_CLK_BUS_EHCI0] = { 0x0060, 26 },
[V3S_CLK_BUS_EMAC] = { 0x0060, 17, V3S_CLK_AHB2 },
[V3S_CLK_BUS_MMC2] = { 0x0060, 10 },
[V3S_CLK_BUS_MMC1] = { 0x0060, 9 },
[V3S_CLK_BUS_MMC0] = { 0x0060, 8 },
[V3S_CLK_BUS_PIO] = { 0x0068, 5 },
[V3S_CLK_BUS_UART2] = { 0x006c, 18, V3S_CLK_APB2 },
[V3S_CLK_BUS_UART1] = { 0x006c, 17, V3S_CLK_APB2 },
[V3S_CLK_BUS_UART0] = { 0x006c, 16, V3S_CLK_APB2 },
[V3S_CLK_BUS_I2C1] = { 0x006c, 1, V3S_CLK_APB2 },
[V3S_CLK_BUS_I2C0] = { 0x006c, 0, V3S_CLK_APB2 },
[V3S_CLK_BUS_EPHY] = { 0x0070, 0 },
[V3S_CLK_MMC0] = { 0x0088, 31 },
[V3S_CLK_MMC1] = { 0x008c, 31 },
[V3S_CLK_MMC2] = { 0x0090, 31 },
[V3S_CLK_USB_OHCI0] = { 0x00cc, 16 },
[V3S_CLK_USB_PHY0] = { 0x00cc, 8 },
};
/*
* Reset Signals
*/
/* A10 */
#define A10_RST_USB_PHY0 1
#define A10_RST_USB_PHY1 2
#define A10_RST_USB_PHY2 3
struct sxiccmu_ccu_bit sun4i_a10_resets[] = {
[A10_RST_USB_PHY0] = { 0x00cc, 0 },
[A10_RST_USB_PHY1] = { 0x00cc, 1 },
[A10_RST_USB_PHY2] = { 0x00cc, 2 },
};
/* A23/A33 */
#define A23_RST_USB_PHY0 0
#define A23_RST_USB_PHY1 1
#define A23_RST_BUS_MMC0 7
#define A23_RST_BUS_MMC1 8
#define A23_RST_BUS_MMC2 9
#define A23_RST_BUS_EHCI 16
#define A23_RST_BUS_OHCI 17
#define A23_RST_BUS_I2C0 32
#define A23_RST_BUS_I2C1 33
#define A23_RST_BUS_I2C2 34
#define A23_CLK_HOSC 253
#define A23_CLK_LOSC 254
struct sxiccmu_ccu_bit sun8i_a23_resets[] = {
[A23_RST_USB_PHY0] = { 0x00cc, 0 },
[A23_RST_USB_PHY1] = { 0x00cc, 1 },
[A23_RST_BUS_MMC0] = { 0x02c0, 8 },
[A23_RST_BUS_MMC1] = { 0x02c0, 9 },
[A23_RST_BUS_MMC2] = { 0x02c0, 10 },
[A23_RST_BUS_EHCI] = { 0x02c0, 26 },
[A23_RST_BUS_OHCI] = { 0x02c0, 29 },
[A23_RST_BUS_I2C0] = { 0x02d8, 0 },
[A23_RST_BUS_I2C1] = { 0x02d8, 1 },
[A23_RST_BUS_I2C2] = { 0x02d8, 2 },
};
/* A64 */
#define A64_RST_USB_PHY0 0
#define A64_RST_USB_PHY1 1
#define A64_RST_BUS_MMC0 8
#define A64_RST_BUS_MMC1 9
#define A64_RST_BUS_MMC2 10
#define A64_RST_BUS_EMAC 13
#define A64_RST_BUS_EHCI0 19
#define A64_RST_BUS_EHCI1 20
#define A64_RST_BUS_OHCI0 21
#define A64_RST_BUS_OHCI1 22
#define A64_RST_BUS_THS 38
#define A64_RST_BUS_I2C0 42
#define A64_RST_BUS_I2C1 43
#define A64_RST_BUS_I2C2 44
#define A64_RST_BUS_UART0 46
#define A64_RST_BUS_UART1 47
#define A64_RST_BUS_UART2 48
#define A64_RST_BUS_UART3 49
#define A64_RST_BUS_UART4 50
struct sxiccmu_ccu_bit sun50i_a64_resets[] = {
[A64_RST_USB_PHY0] = { 0x00cc, 0 },
[A64_RST_USB_PHY1] = { 0x00cc, 1 },
[A64_RST_BUS_MMC0] = { 0x02c0, 8 },
[A64_RST_BUS_MMC1] = { 0x02c0, 9 },
[A64_RST_BUS_MMC2] = { 0x02c0, 10 },
[A64_RST_BUS_EMAC] = { 0x02c0, 17 },
[A64_RST_BUS_EHCI0] = { 0x02c0, 24 },
[A64_RST_BUS_EHCI1] = { 0x02c0, 25 },
[A64_RST_BUS_OHCI0] = { 0x02c0, 28 },
[A64_RST_BUS_OHCI1] = { 0x02c0, 29 },
[A64_RST_BUS_THS] = { 0x02d0, 8 },
[A64_RST_BUS_I2C0] = { 0x02d8, 0 },
[A64_RST_BUS_I2C1] = { 0x02d8, 1 },
[A64_RST_BUS_I2C2] = { 0x02d8, 2 },
[A64_RST_BUS_UART0] = { 0x02d8, 16 },
[A64_RST_BUS_UART1] = { 0x02d8, 17 },
[A64_RST_BUS_UART2] = { 0x02d8, 18 },
[A64_RST_BUS_UART3] = { 0x02d8, 19 },
[A64_RST_BUS_UART4] = { 0x02d8, 20 },
};
/* A80 */
#define A80_RST_BUS_MMC 4
#define A80_RST_BUS_GMAC 17
#define A80_RST_BUS_I2C0 40
#define A80_RST_BUS_I2C1 41
#define A80_RST_BUS_I2C2 42
#define A80_RST_BUS_I2C3 43
#define A80_RST_BUS_I2C4 44
#define A80_RST_BUS_UART0 45
#define A80_RST_BUS_UART1 46
#define A80_RST_BUS_UART2 47
#define A80_RST_BUS_UART3 48
#define A80_RST_BUS_UART4 49
#define A80_RST_BUS_UART5 50
struct sxiccmu_ccu_bit sun9i_a80_resets[] = {
[A80_RST_BUS_MMC] = { 0x05a0, 8 },
[A80_RST_BUS_GMAC] = { 0x05a4, 17 },
[A80_RST_BUS_I2C0] = { 0x05b4, 0 },
[A80_RST_BUS_I2C1] = { 0x05b4, 1 },
[A80_RST_BUS_I2C2] = { 0x05b4, 2 },
[A80_RST_BUS_I2C3] = { 0x05b4, 3 },
[A80_RST_BUS_I2C4] = { 0x05b4, 4 },
[A80_RST_BUS_UART0] = { 0x05b4, 16 },
[A80_RST_BUS_UART1] = { 0x05b4, 17 },
[A80_RST_BUS_UART2] = { 0x05b4, 18 },
[A80_RST_BUS_UART3] = { 0x05b4, 19 },
[A80_RST_BUS_UART4] = { 0x05b4, 20 },
[A80_RST_BUS_UART5] = { 0x05b4, 21 },
};
#define A80_USB_RST_HCI0 0
#define A80_USB_RST_HCI1 1
#define A80_USB_RST_HCI2 2
#define A80_USB_RST_HCI0_PHY 3
#define A80_USB_RST_HCI1_HSIC 4
#define A80_USB_RST_HCI1_PHY 5
#define A80_USB_RST_HCI2_HSIC 6
#define A80_USB_RST_HCI2_UTMIPHY 7
struct sxiccmu_ccu_bit sun9i_a80_usb_resets[] = {
[A80_USB_RST_HCI0] = { 0x0000, 17 },
[A80_USB_RST_HCI1] = { 0x0000, 18 },
[A80_USB_RST_HCI2] = { 0x0000, 19 },
[A80_USB_RST_HCI0_PHY] = { 0x0004, 17 },
[A80_USB_RST_HCI1_HSIC]= { 0x0004, 18 },
[A80_USB_RST_HCI1_PHY]= { 0x0004, 19 }, /* Undocumented */
[A80_USB_RST_HCI2_HSIC]= { 0x0004, 20 }, /* Undocumented */
[A80_USB_RST_HCI2_UTMIPHY] = { 0x0004, 21 },
};
struct sxiccmu_ccu_bit sun9i_a80_mmc_resets[] = {
{ 0x0000, 18 },
{ 0x0004, 18 },
{ 0x0008, 18 },
{ 0x000c, 18 },
};
/* H3/H5 */
#define H3_RST_USB_PHY0 0
#define H3_RST_USB_PHY1 1
#define H3_RST_USB_PHY2 2
#define H3_RST_USB_PHY3 3
#define H3_RST_BUS_MMC0 7
#define H3_RST_BUS_MMC1 8
#define H3_RST_BUS_MMC2 9
#define H3_RST_BUS_EMAC 12
#define H3_RST_BUS_EHCI0 18
#define H3_RST_BUS_EHCI1 19
#define H3_RST_BUS_EHCI2 20
#define H3_RST_BUS_EHCI3 21
#define H3_RST_BUS_OHCI0 22
#define H3_RST_BUS_OHCI1 23
#define H3_RST_BUS_OHCI2 24
#define H3_RST_BUS_OHCI3 25
#define H3_RST_BUS_EPHY 39
#define H3_RST_BUS_THS 42
#define H3_RST_BUS_I2C0 46
#define H3_RST_BUS_I2C1 47
#define H3_RST_BUS_I2C2 48
#define H3_RST_BUS_UART0 49
#define H3_RST_BUS_UART1 50
#define H3_RST_BUS_UART2 51
#define H3_RST_BUS_UART3 52
struct sxiccmu_ccu_bit sun8i_h3_resets[] = {
[H3_RST_USB_PHY0] = { 0x00cc, 0 },
[H3_RST_USB_PHY1] = { 0x00cc, 1 },
[H3_RST_USB_PHY2] = { 0x00cc, 2 },
[H3_RST_USB_PHY3] = { 0x00cc, 3 },
[H3_RST_BUS_MMC0] = { 0x02c0, 8 },
[H3_RST_BUS_MMC1] = { 0x02c0, 9 },
[H3_RST_BUS_MMC2] = { 0x02c0, 10 },
[H3_RST_BUS_EMAC] = { 0x02c0, 17 },
[H3_RST_BUS_EHCI0] = { 0x02c0, 24 },
[H3_RST_BUS_EHCI1] = { 0x02c0, 25 },
[H3_RST_BUS_EHCI2] = { 0x02c0, 26 },
[H3_RST_BUS_EHCI3] = { 0x02c0, 27 },
[H3_RST_BUS_OHCI0] = { 0x02c0, 28 },
[H3_RST_BUS_OHCI1] = { 0x02c0, 29 },
[H3_RST_BUS_OHCI2] = { 0x02c0, 30 },
[H3_RST_BUS_OHCI3] = { 0x02c0, 31 },
[H3_RST_BUS_EPHY] = { 0x02c8, 2 },
[H3_RST_BUS_THS] = { 0x02d0, 8 },
[H3_RST_BUS_I2C0] = { 0x02d8, 0 },
[H3_RST_BUS_I2C1] = { 0x02d8, 1 },
[H3_RST_BUS_I2C2] = { 0x02d8, 2 },
[H3_RST_BUS_UART0] = { 0x02d8, 16 },
[H3_RST_BUS_UART1] = { 0x02d8, 17 },
[H3_RST_BUS_UART2] = { 0x02d8, 18 },
[H3_RST_BUS_UART3] = { 0x02d8, 19 },
};
#define H3_R_RST_APB0_RSB 2
#define H3_R_RST_APB0_I2C 5
struct sxiccmu_ccu_bit sun8i_h3_r_resets[] = {
[H3_R_RST_APB0_RSB] = { 0x00b0, 3 },
[H3_R_RST_APB0_I2C] = { 0x00b0, 6 },
};
/* H6 */
#define H6_RST_BUS_MMC0 18
#define H6_RST_BUS_MMC1 19
#define H6_RST_BUS_MMC2 20
#define H6_RST_BUS_UART0 21
#define H6_RST_BUS_UART1 22
#define H6_RST_BUS_UART2 23
#define H6_RST_BUS_UART3 24
#define H6_RST_BUS_OHCI0 48
#define H6_RST_BUS_OHCI3 49
#define H6_RST_BUS_EHCI0 50
#define H6_RST_BUS_EHCI3 52
struct sxiccmu_ccu_bit sun50i_h6_resets[] = {
[H6_RST_BUS_MMC0] = { 0x084c, 16 },
[H6_RST_BUS_MMC1] = { 0x084c, 17 },
[H6_RST_BUS_MMC2] = { 0x084c, 18 },
[H6_RST_BUS_UART0] = { 0x090c, 16 },
[H6_RST_BUS_UART1] = { 0x090c, 17 },
[H6_RST_BUS_UART2] = { 0x090c, 18 },
[H6_RST_BUS_UART3] = { 0x090c, 19 },
[H6_RST_BUS_OHCI0] = { 0x0a8c, 16 },
[H6_RST_BUS_OHCI3] = { 0x0a8c, 19 },
[H6_RST_BUS_EHCI0] = { 0x0a8c, 20 },
[H6_RST_BUS_EHCI3] = { 0x0a8c, 23 },
};
#define H6_R_RST_APB2_I2C 4
struct sxiccmu_ccu_bit sun50i_h6_r_resets[] = {
[H6_R_RST_APB2_I2C] = { 0x019c, 16 },
};
/* R40 */
#define R40_RST_USB_PHY0 0
#define R40_RST_USB_PHY1 1
#define R40_RST_USB_PHY2 2
#define R40_RST_BUS_MMC0 8
#define R40_RST_BUS_MMC1 9
#define R40_RST_BUS_MMC2 10
#define R40_RST_BUS_MMC3 11
#define R40_RST_BUS_SATA 21
#define R40_RST_BUS_EHCI0 23
#define R40_RST_BUS_EHCI1 24
#define R40_RST_BUS_EHCI2 25
#define R40_RST_BUS_OHCI0 26
#define R40_RST_BUS_OHCI1 27
#define R40_RST_BUS_OHCI2 28
#define R40_RST_BUS_GMAC 40
#define R40_RST_BUS_THS 59
#define R40_RST_BUS_I2C0 64
#define R40_RST_BUS_I2C1 65
#define R40_RST_BUS_I2C2 66
#define R40_RST_BUS_I2C3 67
#define R40_RST_BUS_I2C4 72
#define R40_RST_BUS_UART0 73
#define R40_RST_BUS_UART1 74
#define R40_RST_BUS_UART2 75
#define R40_RST_BUS_UART3 76
#define R40_RST_BUS_UART4 77
#define R40_RST_BUS_UART5 78
#define R40_RST_BUS_UART6 79
#define R40_RST_BUS_UART7 80
struct sxiccmu_ccu_bit sun8i_r40_resets[] = {
[R40_RST_USB_PHY0] = { 0x00cc, 0 },
[R40_RST_USB_PHY1] = { 0x00cc, 1 },
[R40_RST_USB_PHY2] = { 0x00cc, 2 },
[R40_RST_BUS_MMC0] = { 0x02c0, 8 },
[R40_RST_BUS_MMC1] = { 0x02c0, 9 },
[R40_RST_BUS_MMC2] = { 0x02c0, 10 },
[R40_RST_BUS_MMC3] = { 0x02c0, 11 },
[R40_RST_BUS_SATA] = { 0x02c0, 24 },
[R40_RST_BUS_EHCI0] = { 0x02c0, 26 },
[R40_RST_BUS_EHCI1] = { 0x02c0, 27 },
[R40_RST_BUS_EHCI2] = { 0x02c0, 28 },
[R40_RST_BUS_OHCI0] = { 0x02c0, 29 },
[R40_RST_BUS_OHCI1] = { 0x02c0, 30 },
[R40_RST_BUS_OHCI2] = { 0x02c0, 31 },
[R40_RST_BUS_GMAC] = { 0x02c4, 17 },
[R40_RST_BUS_THS] = { 0x02d0, 8 },
[R40_RST_BUS_I2C0] = { 0x02d8, 0 },
[R40_RST_BUS_I2C1] = { 0x02d8, 1 },
[R40_RST_BUS_I2C2] = { 0x02d8, 2 },
[R40_RST_BUS_I2C3] = { 0x02d8, 3 },
[R40_RST_BUS_I2C4] = { 0x02d8, 15 },
[R40_RST_BUS_UART0] = { 0x02d8, 16 },
[R40_RST_BUS_UART1] = { 0x02d8, 17 },
[R40_RST_BUS_UART2] = { 0x02d8, 18 },
[R40_RST_BUS_UART3] = { 0x02d8, 19 },
[R40_RST_BUS_UART4] = { 0x02d8, 20 },
[R40_RST_BUS_UART5] = { 0x02d8, 21 },
[R40_RST_BUS_UART6] = { 0x02d8, 22 },
[R40_RST_BUS_UART7] = { 0x02d8, 23 },
};
/* V3s */
#define V3S_RST_USB_PHY0 0
#define V3S_RST_BUS_MMC0 7
#define V3S_RST_BUS_MMC1 8
#define V3S_RST_BUS_MMC2 9
#define V3S_RST_BUS_EMAC 12
#define V3S_RST_BUS_EHCI0 18
#define V3S_RST_BUS_OHCI0 22
#define V3S_RST_BUS_EPHY 39
#define V3S_RST_BUS_I2C0 46
#define V3S_RST_BUS_I2C1 47
#define V3S_RST_BUS_UART0 49
#define V3S_RST_BUS_UART1 50
#define V3S_RST_BUS_UART2 51
struct sxiccmu_ccu_bit sun8i_v3s_resets[] = {
[V3S_RST_USB_PHY0] = { 0x00cc, 0 },
[V3S_RST_BUS_OHCI0] = { 0x02c0, 29 },
[V3S_RST_BUS_EHCI0] = { 0x02c0, 26 },
[V3S_RST_BUS_EMAC] = { 0x02c0, 17 },
[V3S_RST_BUS_MMC2] = { 0x02c0, 10 },
[V3S_RST_BUS_MMC1] = { 0x02c0, 9 },
[V3S_RST_BUS_MMC0] = { 0x02c0, 8 },
[V3S_RST_BUS_EPHY] = { 0x02c8, 2 },
[V3S_RST_BUS_UART2] = { 0x02d8, 18 },
[V3S_RST_BUS_UART1] = { 0x02d8, 17 },
[V3S_RST_BUS_UART0] = { 0x02d8, 16 },
[V3S_RST_BUS_I2C1] = { 0x02d8, 1 },
[V3S_RST_BUS_I2C0] = { 0x02d8, 0 },
};
|