1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
|
/* $OpenBSD: am7930reg.h,v 1.5 2007/05/23 09:00:17 jmc Exp $ */
/* $NetBSD: am7930reg.h,v 1.1 1995/04/24 19:17:17 pk Exp $ */
/*
* Copyright (c) 1992, 1993
* The Regents of the University of California. All rights reserved.
*
* This software was developed by the Computer Systems Engineering group
* at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and
* contributed to Berkeley.
*
* All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the University of
* California, Lawrence Berkeley Laboratory.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* @(#)bsd_audioreg.h 8.1 (Berkeley) 6/11/93
*/
/*
* Bit encodings for chip commands from "Microprocessor Access Guide for
* Indirect Registers", p.19 Am79C30A/32A Advanced Micro Devices spec
* sheet (preliminary).
*
* Indirect register numbers (the value written into cr to select a given
* chip registers) have the form AMDR_*. Register fields look like AMD_*.
*
*/
/*
* Documentation for this chip:
* PCnet-Mobile Single Chip Wireless LAN Media Access Controller
* AMD Publication #: 20183, Rev B, Jan 1997
*/
struct amd7930 {
u_char cr; /* command register (wo) */
#define ir cr /* interrupt register (ro) */
u_char dr; /* data register (rw) */
u_char dsr1; /* D-channel status register 1 (ro) */
u_char der; /* D-channel error register (ro) */
u_char dctb; /* D-channel transmit register (wo) */
#define dcrb dctb /* D-channel receive register (ro) */
u_char bbtb; /* Bb-channel transmit register (wo) */
#define bbrb bbtb /* Bb-channel receive register (ro) */
u_char bctb; /* Bc-channel transmit register (wo) */
#define bcrb bctb /* Bc-channel receive register (ro) */
u_char dsr2; /* D-channel status register 2 (ro) */
};
#define AMDR_INIT 0x21
#define AMD_INIT_PMS_IDLE 0x00
#define AMD_INIT_PMS_ACTIVE 0x01
#define AMD_INIT_PMS_ACTIVE_DATA 0x02
#define AMD_INIT_INT_DISABLE (0x01 << 2)
#define AMD_INIT_CDS_DIV2 (0x00 << 3)
#define AMD_INIT_CDS_DIV1 (0x01 << 3)
#define AMD_INIT_CDS_DIV4 (0x02 << 3)
#define AMD_INIT_AS_RX (0x01 << 6)
#define AMD_INIT_AS_TX (0x01 << 7)
#define AMDR_LIU_LSR 0xa1
#define AMDR_LIU_LPR 0xa2
#define AMDR_LIU_LMR1 0xa3
#define AMDR_LIU_LMR2 0xa4
#define AMDR_LIU_2_4 0xa5
#define AMDR_LIU_MF 0xa6
#define AMDR_LIU_MFSB 0xa7
#define AMDR_LIU_MFQB 0xa8
#define AMDR_MUX_MCR1 0x41
#define AMDR_MUX_MCR2 0x42
#define AMDR_MUX_MCR3 0x43
#define AMD_MCRCHAN_NC 0x00
#define AMD_MCRCHAN_B1 0x01
#define AMD_MCRCHAN_B2 0x02
#define AMD_MCRCHAN_BA 0x03
#define AMD_MCRCHAN_BB 0x04
#define AMD_MCRCHAN_BC 0x05
#define AMD_MCRCHAN_BD 0x06
#define AMD_MCRCHAN_BE 0x07
#define AMD_MCRCHAN_BF 0x08
#define AMDR_MUX_MCR4 0x44
#define AMD_MCR4_INT_ENABLE (1 << 3)
#define AMD_MCR4_SWAPBB (1 << 4)
#define AMD_MCR4_SWAPBC (1 << 5)
#define AMDR_MUX_1_4 0x45
#define AMDR_MAP_X 0x61
#define AMDR_MAP_R 0x62
#define AMDR_MAP_GX 0x63
#define AMDR_MAP_GR 0x64
#define AMDR_MAP_GER 0x65
#define AMDR_MAP_STG 0x66
#define AMDR_MAP_FTGR 0x67
#define AMDR_MAP_ATGR 0x68
#define AMDR_MAP_MMR1 0x69
#define AMD_MMR1_ALAW 0x01
#define AMD_MMR1_GX 0x02
#define AMD_MMR1_GR 0x04
#define AMD_MMR1_GER 0x08
#define AMD_MMR1_X 0x10
#define AMD_MMR1_R 0x20
#define AMD_MMR1_STG 0x40
#define AMD_MMR1_LOOP 0x80
#define AMDR_MAP_MMR2 0x6a
#define AMD_MMR2_AINB 0x01
#define AMD_MMR2_LS 0x02
#define AMD_MMR2_DTMF 0x04
#define AMD_MMR2_GEN 0x08
#define AMD_MMR2_RNG 0x10
#define AMD_MMR2_DIS_HPF 0x20
#define AMD_MMR2_DIS_AZ 0x40
#define AMDR_MAP_1_10 0x6b
#define AMDR_DLC_FRAR123 0x81
#define AMDR_DLC_SRAR123 0x82
#define AMDR_DLC_TAR 0x83
#define AMDR_DLC_DRLR 0x84
#define AMDR_DLC_DTCR 0x85
#define AMDR_DLC_DMR1 0x86
#define AMDR_DLC_DMR2 0x87
#define AMDR_DLC_1_7 0x88
#define AMDR_DLC_DRCR 0x89
#define AMDR_DLC_RNGR1 0x8a
#define AMDR_DLC_RNGR2 0x8b
#define AMDR_DLC_FRAR4 0x8c
#define AMDR_DLC_SRAR4 0x8d
#define AMDR_DLC_DMR3 0x8e
#define AMDR_DLC_DMR4 0x8f
#define AMDR_DLC_12_15 0x90
#define AMDR_DLC_ASR 0x91
|
