1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
|
/* $OpenBSD: cacvar.h,v 1.9 2020/07/22 13:16:04 krw Exp $ */
/* $NetBSD: cacvar.h,v 1.7 2000/10/19 14:28:47 ad Exp $ */
/*-
* Copyright (c) 2000 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by Andrew Doran.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _IC_CACVAR_H_
#define _IC_CACVAR_H_
#define CAC_MAX_CCBS 128
#define CAC_MAX_XFER (0xffff * 512)
#define CAC_SG_SIZE 32
#define CAC_SECTOR_SIZE 512
#define cac_inb(sc, port) \
bus_space_read_1((sc)->sc_iot, (sc)->sc_ioh, port)
#define cac_inw(sc, port) \
bus_space_read_2((sc)->sc_iot, (sc)->sc_ioh, port)
#define cac_inl(sc, port) \
bus_space_read_4((sc)->sc_iot, (sc)->sc_ioh, port)
#define cac_outb(sc, port, val) \
bus_space_write_1((sc)->sc_iot, (sc)->sc_ioh, port, val)
#define cac_outw(sc, port, val) \
bus_space_write_2((sc)->sc_iot, (sc)->sc_ioh, port, val)
#define cac_outl(sc, port, val) \
bus_space_write_4((sc)->sc_iot, (sc)->sc_ioh, port, val)
/*
* Stupid macros to deal with alignment/endianness issues.
*/
#define CAC_GET1(x) \
(((u_char *)&(x))[0])
#define CAC_GET2(x) \
(((u_char *)&(x))[0] | (((u_char *)&(x))[1] << 8))
#define CAC_GET4(x) \
((((u_char *)&(x))[0] | (((u_char *)&(x))[1] << 8)) | \
(((u_char *)&(x))[2] << 16 | (((u_char *)&(x))[3] << 24)))
struct cac_ccb {
/* Data the controller will touch - 276 bytes */
struct cac_hdr ccb_hdr;
struct cac_req ccb_req;
struct cac_sgb ccb_seg[CAC_SG_SIZE];
/* Data the controller won't touch */
int ccb_flags;
int ccb_datasize;
paddr_t ccb_paddr;
bus_dmamap_t ccb_dmamap_xfer;
SIMPLEQ_ENTRY(cac_ccb) ccb_chain;
struct scsi_xfer *ccb_xs;
};
#define CAC_CCB_DATA_IN 0x0001 /* Map describes inbound xfer */
#define CAC_CCB_DATA_OUT 0x0002 /* Map describes outbound xfer */
#define CAC_CCB_ACTIVE 0x0004 /* Command submitted to controller */
struct cac_softc;
struct cac_linkage {
struct cac_ccb *(*cl_completed)(struct cac_softc *);
int (*cl_fifo_full)(struct cac_softc *);
void (*cl_intr_enable)(struct cac_softc *, int);
int (*cl_intr_pending)(struct cac_softc *);
void (*cl_submit)(struct cac_softc *, struct cac_ccb *);
};
struct cac_softc {
struct device sc_dv;
bus_space_tag_t sc_iot;
bus_space_handle_t sc_ioh;
bus_dma_tag_t sc_dmat;
bus_dmamap_t sc_dmamap;
int sc_nunits;
void *sc_ih;
struct scsibus_softc *sc_scsibus;
const struct cac_linkage *sc_cl;
caddr_t sc_ccbs;
paddr_t sc_ccbs_paddr;
SIMPLEQ_HEAD(, cac_ccb) sc_ccb_free;
SIMPLEQ_HEAD(, cac_ccb) sc_ccb_queue;
struct cac_drive_info *sc_dinfos;
int (*sc_ioctl)(struct device *, u_long, caddr_t);
struct ksensor *sc_sensors;
struct ksensordev sc_sensordev;
struct mutex sc_ccb_mtx; /* ccb queue protection */
struct scsi_iopool sc_iopool;
};
/* XXX These have to become spinlocks in case of fine SMP */
#define CAC_LOCK(sc) splbio()
#define CAC_UNLOCK(sc, lock) splx(lock)
typedef int cac_lock_t;
int cac_init(struct cac_softc *, int);
int cac_intr(void *);
int cac_flush(struct cac_softc *);
extern const struct cac_linkage cac_l0;
#endif /* !_IC_CACVAR_H_ */
|
